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Abstract
The scaling of device technologies poses new challenges, not only in circuit design, but also in
device modeling, especially because of the short-channel effects and the emergence of novel
phenomena like ballistic transport. Nonetheless, it enables the design of ultra low-power analog
and Radio Frequency (RF) circuits by allowing to push the operating points into moderate and
eventually weak inversion regions, which are increasingly becoming the preferred regions of op-
eration for such applications. Even though modern compact models have evolved to adequately
model the short-channel effects in all regions of operation, there is a lack of simpler models that
(a) reliably predict the physics of downscaled devices while (b) remaining continuous through
moderate inversion and (c) aid the designer’s intuition through simple design methodologies.
In this work, we extend the EKV charge based model to include the velocity saturation effect for
weak inversion operation. Using the simple analytical model hence developed, we propose a
design methodology for low-power analog circuit design.
Then, we focus our attention on ballistic transport in MOSFETs, that is expected to dominate in the
deeply scaled devices. Again, despite the extensive body of work available in the literature, most
models remain deeply rooted in physics, consisting of fairly complicated equations, that are of
little use for an intuitive understanding and design. In addition, the quasi-ballistic devices, which
lie on the continuum between the ballistic and the diffusive devices, pose their own modeling
challenges: a model for the quasi-ballistic devices would have to remain continuous between the
ballistic and diffusive regimes. Most of the published works, based on the carrier flux transport
over the source-channel potential barrier approach, seem to ignore the electrostatics in the rest
of the channel. The shape of the electrostatic potential in the channel is approximated through
polynomial functions, which is adequate for the very short-channel devices but not scalable to
long channel quasi-ballistic devices.
In this work, we study the role of the gate and the electrostatics in a ballistic channel by drawing
on the insights gained from Monte-Carlo simulations on quasi-ballistic and ballistic double-
gate MOSFETs. We propose a simple semi-empirical model of the channel charge, using which
we develop an analytical model for the channel potential, both of which could be used as
precursors to a scalable compact model that would encompass the ballistic, quasi-ballistic and
drift-diffusion regimes.
Keywords: Nanoscale devices, Semiconductor device modeling, Compact model, Ballistic transport,
Quasi-ballistic MOSFETs, Short-channel effects, Design methodology
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Résumé
La réduction de la taille des transistors dans les technologies avancées pose de nouveaux dé-
fis pour la conception des circuits intégrés, mais également pour la modélisation, ceci tout
particulièrement à cause des effets dits ‘canaux courts’ ainsi que par l’apparition de nouveaux
phénomènes comme le transport balistique. Malgré tout, cette miniaturisation permet de con-
cevoir des circuits analogiques et Radio Fréquence (RF) à très faible consommation si l’on prend
soin de décaler le point de polarisation vers l’inversion modérée, voire la faible inversion, qui
sont les domaines optimaux pour ces genres d’applications. Bien que les modèles compacts
aient évolué pour tenir compte de ces effets canaux courts dans tout les régimes de polarisation,
il manque encore un modèle simple, d’une part pour (a) prédire de manière fiable le comporte-
ment des transistors de très petite taille tout en (b) conservant une analyse continue en passant
par l’inversion modérée, et d’autre part pour (c) guider les designers en leur fournissant une
méthodologie plus simple et plus intuitive.
Dans ce travail, nous étendons le modèle EKV basé sur les charges afin d’y inclure le saturation
de la vitesse des porteurs, «velocity saturation», en inversion faible. A l’aide de ce modèle
analytique, nous élaborons une méthodologie de conception de circuits analogiques pour la
basse consommation.
Par la suite, nous nous sommes concentrés sur le transport balistique de charges au sein du MOS-
FET, qui est susecptible d’être le mécanisme dominant dans les transistors nanométriques. Bien
que de nombreux modèles soient décrits dans la littérature, la plupart sont basés exclusivement
sur la physique et consistent en un ensemble d’équations peu utiles et peu intuitives pour la
conception de circuits, car très complexes. De plus, les transistors quasi-balistiques posent de
nouveaux défis : un modèle pour les transistors quasi-balistiques se doit d’être continu entre le
régime balistique et le régime de diffusion. La plupart des travaux publiés, basés sur un concept
de flux de porteurs traversant une barrière de potentiel entre la source et le canal, semblent
ignorer les effets électrostatiques le long du canal. En fait, il s’avère que l’approximation par
des fonctions polynomiales du potentiel dans un canal très court n’est pas appropriée pour les
transistors quasi-balistiques à canal long.
Dans ce travail, nous étudions le rôle de la grille au travers de l’électrostatique qu’elle impose au
sein d’un canal balistique, ceci en s’appuyant sur des simulations Monte-Carlo de transistors
à double grille, à la fois ballistiques et quasi-balistiques. Nous proposons un modèle semi-
empirique de la charge dans le canal, ainsi qu’un modèle analytique du potentiel qui lui est
associé, qui pourront servir de point de départ à un modèle compact englobant les différents
régimes, à savoir balistique, quasi-balistique et de conduction-diffusion.
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A note on the page layout of this thesis
The rather unconventional page layout of this document is inspired by
the layouts of the books The Feynman Lectures on Physics1 and Visual
1. R. P. Feynman, R. B.
Leighton and M.L. Sands, The
Feynman Lectures on Physics.
Addison Wesley, 1963.Explanations,2 both of which use a block of main text that is narrower
2. E.R.Tue, Visual explana-
tions: images and quanti-
ties, evidence and narrative.
Graphics Press, 1997.
than the page width, and make extensive use of the margins to present
information. In this thesis I have chosen to do this, not simply to imitate
great works in scientific literature, or just to be unconventional, but
to optimize the experience for the reader of this thesis. You might be
reading this thesis on an iPadTM or KindleTM, on a computer screen, or
on paper. Through this particular layout I have tried to ensure that you
can read this document without tiring your eyes and hands too much,
irrespective of your reading media.
It is well known in the field of typography that for the ease of reading, the
ideal length of a single column text is 60 to 70 characters. This prevents
the eye from making too many back-and-forth jumps, which is the case
if the lines are shorter. On the other hand, longer lines cause the eyes to
lose their anchor point in the text, and they have to jump too far back to
the beginning of the next line. When using a given font, the appropriate
line length can be calculated mathematically.3 This document uses 3. P. Wilson, The Memoir
Class. http://www.ctan.org/
pkg/memoirUtopia and Source Sans fonts and the line length (size of the main text
block) is 26 picas. It is typeset in LATEX 2ε, borrowing the elements of the
UiO Thesis class,4 which itself is based on the Memoir class. 4. https://github.com/jrk/
uggedal-thesis/blob/master/
src/uiothesis.cls
One of the major problems that I experience myself while reading on
electronic devices, is that of excessive scrolling. To refer to an equation
or diagram that was in the previous chapter, the reader has to scroll all
the way to its location, and at the same time, remember the current
location to continue reading from there. In this document, I have delib-
erately tried to keep all the figures within one page distance of the place
where they are referred to— so that you don’t have to scroll or flip more
than one page to see it. Any equation that is more than a page away
from the point where it is referred, is repeated as a margin-note at that
point. The bibliographic entries (at the end of the document) have a list
of pages where they are cited on, so that you can click on it to return to
the original location.5
5. If supported, please turn
on link highlighting in your
pdf reader, to clearly see
all the hyperlinks: all the
citation and references are
hyperlinked.
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1Introduction
1.1 Device modeling for circuit design
ANALOG circuit design is a complex exercise involving multiple trade-offs, e.g. between power consumption and speed, and several
degrees of freedom like the drain current and transistor dimensions [1].
The importance of accurate device models, which stems from the fact
that analog design has special modeling needs, has long been recog-
nized [2]. It is all the more emphasized with the aggressive scaling of
the CMOS technology which, although driven by the needs of digital
circuits, is important also from the perspective of low-power analog and
RF circuit design.
Technology scaling offers a part of the solution to the increasingly strin-
gent requirements on the energy consumption of electronic devices,
demanded by the emergence of applications like the Internet of Things
(IOT), wireless body area networks (WBAN) etc., by allowing to pushing
the operating points of the devices towards moderate and weak inver-
sion while maintaining performance [3, 4]. Nonetheless, shifting the
operating point towards weak inversion might not be straightforward
in nanoscale technologies – design with advanced deep-submicron
technology nodes is complicated because of the short-channel effects
[5] – and might be further complicated due to the emergence of novel
phenomena like ballistic transport.
Evidently, the scaling of device technologies poses new challenges, not
only in circuit design, but also in device modeling. Models that would
support the design of low-power analog and RF circuits would need to
accurately and reliably predict the complex physics of downscaled de-
vices, being efficient at the same time, to be used for circuit simulations
[6].
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1.2 Need for simple models
Device models can be broadly classified into the following distinct cate-
gories:
• Physical As the name implies, these models are based on the physics
of the device. Such models would often consist of coupled nonlinear
partial differential equations [2] to accurately describe the physical phe-
nomena in the device. Even though the physical models are imperative
for device design, computationally they are too demanding to be used
for circuit analysis and design.
• Empirical This is the other end of the spectrum where the models
consist of curve fitting with no physical significance attached to the
equations and the parameters.
In the ideal world, a device model would be physical while remaining
computationally efficient – consisting of only simple equations with a
few parameters. In the real world however, the requirement that a model
be accurate as well as fast, and that it is able to describe all the physical
phenomena of advanced devices, makes the advanced compact models
quite complex.1
1. About 90% of the code
in the bulk BSIMmodels is
devoted to the modeling
of “real device eects” like
velocity saturation, mobility
degradation, DIBL, tunneling
current, parasitic eects
etc., while only about 10%
models the “core device”. [7]
Notwithstanding that modern circuit simulators coupled with sophis-
ticated compact models are powerful tools for design and analysis of
circuits with advanced technology nodes, most experienced analog de-
signers still rely on their design intuition and do “hand calculations”
before performing any simulation. Evidently, for such purposes the
designer would need a “stripped-down” version of the full compact
model, one that is simple enough for initial design guidance, yet accu-
rate enough to minimize trial-and-error simulations.2 Such a model2. “[The model] should
‘speak to the mind’, us-
ing no complicated or
chained equations.”[8]
would provide a good understanding of the device with clarity (which
can be enhanced using graphical representations) taking precedence
over accuracy [8]. From this perspective, another category of device
models can be added to the above list:
• Semi-empirical Such models are physics based, with suitable assump-
tions and approximations to keep the model equations reasonably sim-
ple.
2
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1.3 The goal of this work
Most of the work on modeling dealing with incorporating ballistic trans-
port in nanoscale channel length devices has done so without consider-
ations about ensuring continuity with transport in non-minimum (long)
channel lengths. From a designer’s perspective, there is thus a need for
a scalable compact model which would capture the ballistic, the quasi-
ballistic and the drift-diffusion regimes in a unified formalism ensuring
continuous transitions between them. Moreover, in the literature, most
of the analytical treatment of the new transport phenomena comprises
of sets of complicated equations. Even though this ensures physical
accuracy of the models, the non-intuitive nature of these models do not
make them attractive to the circuit designer.
As the goal of this work, we attempt to model the ballistic and quasi-
ballistic double-gate MOSFETs in a semi-empirical manner that is more
approachable to a designer.
1.4 Structure of the thesis
• Chapter 2 presents the inversion coefficient based design methodology
and its application for low-power analog and RF design. Impact of
velocity saturation on transconductance efficiency is analyzed and the
EKV model is extended to include the velocity saturation effect in a
continuous manner between weak inversion and strong inversion. A
figure-of-merit for RF design that allows optimization of the tradeoff
between gain, transit frequency and noise is presented.
• Chapter 3 introduces the concept of ballistic transport that starts to
appear in MOSFETs when their dimensions are scaled to nanometer
lengths. The concept of local equilibrium is discussed at length, since it
no longer holds in the presence of ballistic transport and necessitates
the development of new models for the ballistic regime. An overview
and critique of the state of the research in modeling nanoscale ballistic
MOSFETs is also presented.
• Chapter 4 presents a first attempt in developing a compact model that
includes ballistic transport and is continuously scalable between the
nanometer scale ballistic and the long channel diffusive regimes. The
I -V characteristics of this model as well as its limitation in terms of
electrostatics are also presented.
3
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• Chapter 5 In this chapter, we study the electrostatics in a ballistic chan-
nel, especially the role of the gate through Monte-Carlo simulations on
devices with a partial gate geometry.
• Chapter 6 In this chapter, we develop an analytical model of the pro-
file of the channel charge and potential in quasi-ballistic double-gate
MOSFETs, that is continuous between the ballistic and long channel
devices.
• Chapter 7 summarizes the results and accomplishments of this thesis
along with a retrospective discussion about the work. Finally, the scope
for continuation and extension of this work is presented.
4
2Design methodology for ultra low-power
analog circuits
In this chapter, we present the inversion coefficient based design method-
ology that is especially suitable for circuit level optimization in low-
power analog and RF design, and demonstrate its application through
a couple of examples. We then analyze the impact of short-channel
effects, concentrating especially on velocity saturation, and extend the
EKV model equations to include the velocity saturation effect in a con-
tinuous manner between weak inversion and strong inversion. Finally,
we analyze a figure-of-merit for RF design and demonstrate that it is
possible to find an operating point to optimize the tradeoff between
power consumption, transit frequency and noise.
2.1 The need for design methodologies
AS mentioned in Chapter 1, analog CMOS design is a difficult, timeconsuming process: increasingly complex functions need to be
implemented under increasingly constrained power and area budgets
while circumventing the challenges posed by newer device technolo-
gies. In addition to choosing the appropriate circuit architecture, a
designer would need to make optimum choices in the degrees of free-
dom available to him, typically, the drain current (or the bias voltages)
and dimensions (length and width) of the individual devices, to do well
in the performance metrics like gain, current efficiency, bandwidth and
noise. Evidently, some design guidance would be invaluable for the
designer to navigate this multi-dimensional design space, and indeed,
there is considerable interest in design methodologies for analog design
[9].
2.2 Inversion coeicient based design methodology
The inversion coefficient IC is the measure of the level of channel inver-
sion and is equal to the normalized drain current in forward saturation
5
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[8]:
IC, ID
Ispec
|saturation (2.1)
using which the different regions of operation of a MOSFET in saturation
can be classified as
weak
0.1
strong
10
moderate
IC
(log scale)
Inversion
region
IC ≤ 0.1 weak inversion
0.1< IC ≤ 10 moderate inversion
10< IC strong inversion.
In (2.1), the normalizing factor Ispec is called the specific current, and is
defined as
Ispec = Ispec WL with (2.2a)
Ispec , 2nµ0CoxU 2T, (2.2b)
where µ0 is the constant low-field mobility. Ispec is generally called
the technology current since it is dependent only on a given technology
and the operating temperature, but is independent of the device dimen-
sions. Hence, the inversion coefficient IC is stripped off of any size and
technology dependence.
As opposed to the conventional degrees of freedom, viz., drain current,
channel width and channel length, the inversion coefficient provides
a direct numerical measure of the region and level of inversion of a
MOSFET, therefore permitting to design freely in any of the three inver-
sion regions [1]. The inversion coefficient based design methodology
is especially suitable for design in moderate inversion, the preferred
operating region for low-power analog and RF circuits, and has been
used extensively for such purposes [10, 11, 12, 13]. In the following
sections we present a couple of simple design problems to illustrate the
design methodology.
2.3 Simple example of IC based design methodology
Figure 2.1 shows a capacitively loaded common-source stage. To opti-
mize this circuit, we need to minimize its current consumption for a
desired gain Av at a given frequency of operation ω, which is assumed
to be higher than the cut-off frequency ωc, i.e., ω>ωc [14].
The small-signal voltage gain of the circuit (loaded by an external load
6
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
IDb
Vin
Vout W.CW CL
Figure 2.1: A capacitively loaded common-source gain stage
capacitance CL) can then be approximated as
Av,
∆Vout
∆Vin
= Gm
ωCtot
(2.3)
where
Ctot =CwW +CL. (2.4)
Here Cw is the self-loading load capacitance per unit width of the gain
transistor and W its width. From (2.3),
Ctot = Gm
ωAv
= gmsGspec
nωAv
= gmsIspec
(
W /L
)
nUTωAv
. (2.5)
Let us define a constant
ω0 =
Ispec
nUTCwL0
, (2.6)
with L0 being the minimum channel length provided by the chosen
technology, that is then a parameter dependent entirely on the tech-
nology and temperature, and independent of the operating point and
frequency. Solving (2.4) and (2.5) for W and substituting using (2.6), we
get
W = CL
Cw
(
Av
(
ω/ω0
)(
L/L0
)
gms− Av
(
ω/ω0
)(
L/L0
)) (2.7)
Now, we define
W0 = CL
Cw
, (2.8a)
Ωv = ω
ω0
Av and (2.8b)
`= L
L0
, (2.8c)
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to rewrite (2.7) in a normalized form:
w = W
W0
= Ωv`
gms−Ωv`
. (2.9)
Using (2.1), (2.2a) and (2.9), we can obtain the bias current as
IDb = Ispec
W
L
IC
= Ispec
W0
L0
Ωv
gms−Ωv`
IC,
(2.10)
which we normalize by defining
IC0 = ICspec
W0
L0
, (2.11)
to obtain
idb =
IDb
IC0
= Ωv
gms−Ωv`
IC. (2.12)
Here, gms = Gms
/
Gspec is the normalized source transconductance,
which is a function of the inversion coefficient [8]:
gms = 2ICp
4IC+1+1
. (2.13)
Eq. (2.12) allows us to pursue our initial design goal – minimizing the
bias current for a desired gain at a given operating frequency – indepen-
dent of the technology. In Fig. 2.2, idb is plotted as a function of IC for
three different values of Ωv. We see that for any value of Ωv, idb has a
minimum. Evidently, the bias current IDb of the common-source stage
can be minimized for a given gain and operating frequency; the target
gain and frequency set the value ofΩv through (2.8a), and the channel
length, which is an independent degree of freedom, determines `. An
optimum inversion coefficient ICopt, for achieving the minimum bias
current, can then be obtained by minimizing (2.12) with respect to IC.
The optimum IC is given by
ICopt = 2Ωv`
(
1+Ωv`
)+√1+5Ωv`(1+Ωv`), (2.14)
which is plotted in Fig. 2.2.1 Having obtained ICopt, we can calculate the1. Interestingly, this opti-
mum lies in the moderate or
the weak inversion region. remaining parameter, width Wopt of the channel, by plugging-in ICopt
in (2.13) and using in (2.9). Finally, the required optimum bias current
8
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can be calculated as
IDbopt = Ispec
Wopt
L
ICopt. (2.15)
Figure 2.2: Normalized bias current for the capacitively loaded common-source stage
vs. inversion coeicient
2.4 A figure-of-merit for low-power RF design
A more practical requirement for low-power RF design would be to
not only minimize the consumption to obtain a given gain, but also to
minimize the noise. Maximizing the gain, minimizing the noise and
minimizing the consumption involves a mutual tradeoff. Rather than
dealing with the gain, noise and current individually, we can quantify
this tradeoff by introducing a figure-of-merit (FoM) and then optimize
this FoM.

IDb IDb
Vin
Vout CGS
RS
VS
Figure 2.3: A common-source gain stage loaded with an identical load stage
9
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Consider a common-source stage loaded with an identical transistor
such that it presents a load CGS to the first stage, as shown in Fig. 2.3.
The small signal voltage gain is given by
Av = Gm
ωCGS
= ωt
ω
, (2.16)
where
ωt ∼= Gm
CGS
(2.17)
is approximately equal to the transit frequency. The noise factor is given
by
F ∼= 1+ γnD
GmRS
, (2.18)
with γnD being the noise excess factor of the gain transistor, and RS
being the source resistance [8]. In order to maximize the gain Av and
minimize the noise factor F , at a given bias current ID, we can define a
figure-of-merit as
FoMGainNoise,
Av(
F −1)ID = RSωγnD GmωtID . (2.19)
FoMGainNoise is proportional to an important FoM for low-power RF
design –
FoMRF,
Gmωt
ID
(2.20)
– that can be written in the normalized form as following
fomrf,
gmsω¯t
id
, (2.21)
with ω¯t being the normalized angular transit frequency, normalized to
ωspec =
Gspec
n CoxW L
= Ispec
nUTCoxL2
= 2µ0UT
L2
.
In (2.20), both Gm
/
ID [9, 15] and ωt [3, 9] are important metrics in their
own standing. Since Gm
/
ID is maximum in weak inversion, it is advan-
10
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tageous to bias the device towards this region from the point of view of
dc gain and power consumption. However, the linearity and noise of
the device degrade in this region. The transit frequency ωt is defined as
the frequency at which the extrapolated small-signal current gain of the
transistor in common-source configuration falls to unity. Devices are
biased in strong inversion to obtain significant gain at RF, better noise
and linearity, albeit at the cost of a higher current consumption. FoMRF
combines these tradeoffs into a single metric. This figure-of-merit was
introduced in [16] and discussed further in [17]. Since it combines the
two quantities which have their maxima in opposite directions of the
IC axis, it is particularly suited for low-power RF design, serving as a
tool to locate the optimum operating point (IC) of the device. This
optimum can be rapidly located by plotting the normalized fomrf as a
function of IC using (2.13) and (2.17). It should be noted that the gate
capacitance CGS in (2.17) is a bias dependent parameter [8], but can
be approximated by a constant value, accounting not only for overlap
and other extrinsic capacitances (such as fringing capacitances, which
are becoming increasingly important in deep-submicron devices), but
also for bias dependent intrinsic capacitances. Although this simplifica-
tion obviously comes at the expense of accuracy (especially in strong
inversion), it is acceptable for simple hand calculations.
To be able to use the equations developed in this and the previous
sections reliably with the advanced technology nodes, we would need
to account for the short-channel effects that become prominent at
sub-micron channel lengths. To maintain sufficient accuracy, these
effects should be accounted for even in the simplistic model for hand
calculations. We will return to the discussion of fomrf in Section 2.6 with
the short-channel effects included, which we discuss next.
2.5 Short channel eects
Two of the especially important short-channel effects are drain induced
barrier lowering (DIBL) and velocity saturation (VS). In addition, there
is mobility reduction due to the vertical field (VFMR). Both velocity
saturation and mobility reduction due to vertical field are related to the
mobility of the carriers and affect not only the magnitude but also the
slopes of ID vs. VG and Gm
/
ID vs. IC curves [8].
2.5.1 Velocity saturation and its eect on drain current and
transconductance
Conventionally, velocity saturation is believed to happen due to the sat-
uration of drift velocity υdrift of the charge carriers, to a particular value
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υsat, when the longitudinal electrical field Ex in the MOSFET channel
exceeds a certain critical value Ec. A mobility term µeff, called effec-
tive mobility, that relates the drift velocity to the combined effect of
longitudinal and vertical electric field, can be defined as
µeff,
υdrift(Ex)
|Ex|
. (2.22)
Normalizing the velocity and electric field terms to υsat and Ec respec-
tively, so (2.22) can be written as
ueff,
µeff
µz
= ν(e)
e
, (2.23)
where ν(e) is the normalized velocity, e is the normalized electric field
and
µz,
υsat
Ec
. (2.24)
µz includes the effect of the vertical electrical field, since the value of the
critical field Ec is dependent on the value of the low-field mobility µ0,
which in turn depends on the vertical electrical field. In the presence
of mobility reduction due to vertical field, µz is not equal to µ0. We will
return to this when we discuss mobility reduction due to vertical field.
Different velocity-field models can be used to account for the velocity
saturation effect [8]:
• Model 1 Piecewise linear
ueff =
1 for e < 11/e for e ≥ 1 (2.25)
• Model 2 Continuous
ueff =
1
1+e (2.26)
• Model 3
ueff =

1
1+e/2 for e < 2
1/e fore ≥ 2
(2.27)
The drain current in a MOSFET is conventionally given by the drift-
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diffusion equation,
ID =µeff Qi Ex+µeff UT
∂Qi
∂x
. (2.28)
Eq. (2.28) can be written in the normalized form as
id = 2qi
u e
λc
−u ∂qi
∂ξ
, (2.29)
where u is the effective mobility normalized to the low-field mobility µ0
(and not µz), i.e.,
u, µeff
µ0
= µeff
µz
µz
µ0
, (2.30)
and λc, called the velocity saturation parameter, is defined as
λc,
2UT
Ec L
= 2µ0 UT
υsat L
. (2.31)
The normalized inversion charge density qi in (2.29) (qi =Qi
/
Qspec),
normalized using specific charge Qspec = 2nUTCox is given by the basic
charge equation of the MOSFET [18]:
2qi+ ln qi = υp−υ. (2.32)
where υp and υ are the pinch-off and channel voltages respectively,
normalized to the thermal voltage UT.
Traditionally, velocity saturation is considered to occur only in strong
inversion and therefore only the drift term in (2.29) is considered for the
analyses. In the nanoscale devices however, owing to their very short
channel lengths it is possible that the longitudinal electrical field reach
the critical value even in weak inversion. In the following analyses, we
will consider the effect of velocity saturation on the drain current while
including both the drift and diffusion terms so as to derive expressions
that are continuous from weak to strong inversion.
According to the concept of charge potential linearization [18], the
normalized surface and pinch-off potentials in a MOSFET can be related
to the normalized inversion charge density by
ψs =ψp+2qi. (2.33)
Since the derivative of the surface potential is nothing but the negative
of the longitudinal electric field, taking the derivative with respect to
13
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the normalized distance along the channel ξ(= x/L) on both sides of
(2.33) we obtain
−e
(
Ec L
UT
)
= ∂ψs
∂ξ
= 2∂qi
∂ξ
i.e. (2.34)
e =−λc ∂qi
∂ξ
. (2.35)
Substituting (2.35) in (2.29) gives
id =−u
(
2qi+1
) ∂qi
∂ξ
. (2.36)
In a velocity saturated device, the inversion charge density at the drain,
qd, approaches a particular saturated value qdsat , unlike a long channel
transistor in which it approaches 0. The drain current is saturated at
the drain to a value idsat which limits the current in the entire channel
to idsat because of current continuity. So, ignoring the effect of mobil-
ity reduction due to vertical field for the moment, such that µz = µ0,
implying u = ueff, under velocity saturation, at the drain we can write
qi = qdsat , (2.37a)
υ= u e = 1, (2.37b)
∂qi
∂ξ
= 0, (2.37c)
and hence, from (2.29),
idsat =
2 qdsat
λc
. (2.38)
The normalized source transconductance is calculated as
gms,− ∂id
∂qs
∂qs
∂υs
. (2.39)
Let us now consider the effect of each of the mobility models (2.25)
to (2.27) on (2.36) separately.
• Model 1
Assuming that the lateral electric field remains less than the critical field
at each point along the channel so that the carrier velocity saturates
right at the drain and hence u = 1 throughout the channel upto the
14
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drain, integrating (2.36) from source to drain results in
id = qs+q2s −qd−q2d. (2.40)
In velocity saturation, as mentioned earlier, qd = qdsat and id = idsat ,
therefore the drain current can be rewritten as
idsat = qs+q2s −qdsat −q2dsat . (2.41)
Solving (2.41) and (2.38) together, we obtain
qdsat =
2λc
(
qs+q2s
)
2+λc+
√
4
(
1+λc
)+λ2c(1+2 qs)2 , (2.42a)
idsat =
4
(
qs+q2s
)
2+λc+
√
4
(
1+λc
)+λ2c(1+2 qs)2 . (2.42b)
From (2.42b) we can write the following two asymptotes of idsat :
weak inversion
(
qs ¿ 1
)
: idsat ≈
qs
1+λc
/
2
, (2.43a)
strong inversion
(
qsλc À 1
)
: idsat ≈
2 qs
λc
. (2.43b)
Eq. (2.42b) can be inverted to obtain
qs =
√
λ2c i
2
dsat
+2λc idsat +4 idsat +1
2
− 1
2
. (2.44)
In strong inversion λc id À 1, so that (2.44) becomes
qs ≈
√
idsat
(
1+ λ
2
c idsat
4
)
. (2.45)
Comparing this with (2.40) for strong inversion saturation (qd = 0 and
qs À 1) such that
qs ≈
√
id,
we can define an effective inversion coefficient that includes the effect
of velocity saturation:
ICvs, id
∣∣∣ strong inversion
velocity saturation
= idsat
(
1+ λ
2
c idsat
4
)
. (2.46)
Interestingly, the RHS of (2.46) has the same form as an empirical inver-
sion coefficient introduced by Binkley to account for velocity saturation
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[1, 9] –
ICBinkley = IC
(
1+ IC
4 ICcrit
)
– from which we see that
ICcrit = 1
λ2c
.
The importance of 1
/
λ2c as a critical value of inversion coefficient that
demarcates the onset of velocity saturation becomes clear when we
consider the transconductance efficiency.
Using (2.32) and (2.42b) in (2.39), the transconductance is obtained as
gms = 2 qs√
4
(
1+λc
)+λ2c(1+2 qs)2 . (2.47)
The weak inversion asymptote of gms is obtained for qs ¿ 1
gms = qs
1+λc
/
2
(2.48)
which is equal to idsat in weak inversion (2.43a), hence,
gms
idsat
= 1. (2.49)
In strong inversion qs À 1, q2s À qs and qsλc À 1. The denominator of
(2.47) can thus be reduced as
2+λc+
√
4
(
1+λc
)+λ2c(1+2 qs)2
=2+λc+
√
4λc
(
1+qsλc
)+ (4+4 q2sλ2c)+λ2c
≈2+λc+
√
4 qsλ2c+4 q2sλ2c+λ2c
=2+λc+
√
4λ2c
(
q2s +qs
)+λ2c
≈2+λc+
√
4 q2sλ
2
c+λ2c
≈2+λc+2 qsλc
≈2 qsλc.
Hence, in strong inversion
gms ≈ 1
λc
, (2.50)
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and therefore,
gms
idsat
≈ 1
λcidsat
. (2.51)
Remarkably, even though both the drain current id and transconduc-
tance gms are affected by velocity saturation in both strong inversion
and weak inversion regions, the transconductance efficiency gms
/
idsat
remains invariant in weak inversion. It has the same value in weak
inversion (gms
/
idsat = 1) as for case without velocity saturation. On the
other hand, in strong inversion, gms
/
idsat takes on a 1
/
idsat dependence
as opposed to the 1
/√
idsat that it has without velocity saturation.
Eq. (2.47) can be equivalently expressed in terms of idsat as
gms =
√
λ2c i
2
dsat
+2λc idsat +4 idsat +1−1
λ2c idsat +λc+2
, (2.52)
eventually resulting in the following expression for transconductance
efficiency:
gms
idsat
=
√
λ2c i
2
dsat
+2λc idsat +4 idsat +1−1
λ2c i
2
dsat
+λc idsat +2idsat
. (2.53)
Eq. (2.53) is continuous from weak inversion to strong inversion with the
term idsat in the RHS being the same as inversion coefficient IC according
to (2.1). The same strong inversion velocity saturation asymptote as
given by (2.51) can be obtained by using λcidsat À 1 in (2.53). The strong
inversion asymptote without velocity saturation can be obtained by
putting λc = 0 and using idsat À 1:
gms
idsat
= 1√
idsat
. (2.54)
Solving (2.51) and (2.54) together, i.e., finding the intersection point
of the velocity saturation and non-velocity saturation strong inversion
asymptotes, we obtain
idsat =
1
λ2c
,
where idsat is the same as IC. This means that IC = 1
/
λ2c is that value
of inversion coefficient at which the velocity saturation effect starts to
manifest. It is for this reason that, as mentioned earlier, 1
/
λ2c acts as a
critical inversion coefficient for velocity saturation. However, more im-
portantly, the role of IC = 1, that serves as the demarcation between the
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weak inversion and strong inversion regions in a long channel MOSFET,
is superceded by IC = 1/λc, which is the intersection of the strong inver-
sion (velocity saturation) asymptote with the weak inversion asymptote
in a short channel MOSFET. Thus, the value of the velocity saturation
factor λc can be readily extracted from the gms
/
id characteristics of a
device by simply locating the intersection of the curve’s asymptotes.
Eq. (2.53) as well as the asymptotes are plotted in Fig. 2.4.
• Model 2
Using (2.35) in (2.26) we can write the continuous mobility model as
ueff =
1
1−λc ∂qi∂ξ
, (2.55)
which, on substitution in (2.36), results in the normalized drain current
id =
−(2qi+1)
1−λc ∂qi∂ξ
∂qi
∂ξ
or
id =−
(
2qi+1−λcid
) ∂qi
∂ξ
. (2.56)
Integrating from source to drain
1∫
0
id∂ξ=−
qd∫
qs
(
2qi+1−λcid
)
∂qi
Figure 2.4: Transconductance eiciency gms
/
id as function of inversion coeicient
IC for three dierent velocity-field models
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leads to
id = qs+q2s −qd−q2d−λcid
(
qs−qd
)
,
i.e.,
id =
qs+q2s −qd−q2d
1+λc
(
qs−qd
) . (2.57)
Since, in velocity saturation qd = qdsat and id = idsat , the drain current
can be rewritten as
idsat =
qs+q2s −qdsat −q2dsat
1+λc
(
qs−qdsat
) . (2.58)
Solving (2.57) and (2.58) together, we obtain
qdsat =
2λc
(
qs+q2s
)
2+λc
(
1+2 qs
)+√4+λ2c+4λc(1+2qs) , (2.59a)
idsat =
4
(
qs+q2s
)
2+λc
(
1+2 qs
)+√4+λ2c+4λc(1+2qs) , (2.59b)
and on inverting (2.59b),
qs =
√
4idsat +1+λc idsat
2
− 1
2
. (2.59c)
Using (2.37), the source transconductance is obtained to be
gms =
2qs
(
λc+4
(
1+2 qs
))
(
1+2 qs
)(
4+λ2c+4λc
(
1+2qs
)+2√4+λ2c+4λc(1+2qs)) .
(2.60)
Eqs. (2.60) and (2.59b) together would eventually give the transcon-
ductance efficiency gms
/
id. Alternatively, (2.59c) qs, as a function of
idsat (IC), can be used directly in (2.60). The gms
/
id as a function of IC
is plotted in Fig. 2.4, in which we observe that the transconductance
efficiency predicted by this model (Model 2) is lower than that predicted
by Model 1.
• Model 3
Following the same analyses as for Model 2, but using
ueff =
1
1− λc2
∂qi
∂ξ 19
Design methodology
for effective mobility, we obtain
qdsat =
λc
(
qs+q2s
)
2+λc
(
1+qs
) , (2.61a)
idsat =
2
(
qs+q2s
)
2+λc
(
1+qs
) , (2.61b)
qs =
√
λ2c i
2
dsat
+4λc idsat +16 idsat +4+λc idsat
4
− 1
2
, (2.61c)
and
gms =
2qs
(
2+4 qs+λc
(
1+qs
)2)
(
1+2 qs
)(
2+λc
(
1+qs
))2 (2.62)
The gms
/
id as a function of IC is plotted in Fig. 2.4. Model 3 lies between
the Model 1 and Model 2 and is closer to the curve of Model 1; the
difference between the two being the largest in the moderate inversion
region.
For all the three models discussed above, the conventional long-channel
(sans velocity saturation) charge, current and transconductance equa-
tions can be obtained by using λc = 0, which results in
qdsat = 0, (2.63a)
idsat = qs+q2s , (2.63b)
gms = qs. (2.63c)
In Fig. 2.5 we show a comparison of the three analytical models of the
transconductance efficiency gms
/
id with measurement data from a
40 nm standard CMOS process. The comparison with three different
channel lengths – 40 nm, 60 nm and 80 nm – using the appropriate value
of the parameter λc for each one, reveals Model 1 to be the best match
for the measurement data. Consequently, we will use Model 1 for further
analytical developments, especially in Section 2.6.
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(a)
(b)
(c)
Figure 2.5: Transconductance eiciency gms
/
id as function of inversion coeicient
IC for three dierent velocity-field models: comparison with measurements from a
40 nm standard CMOS process for 40 nm, 60 nm and 80 nm channel lenghts
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2.5.2 Drain Induced Barrier Lowering (DIBL)
DIBL is modeled as a shift in the threshold voltage [8] which can simply
be accounted for in (2.32) as a shift in υp.
2.5.3 Mobility reduction due to vertical field
Strictly speaking, mobility reduction due to vertical field is not a short-
channel effects, but an effect related to the vertical dimension of the
MOSFET. The effective mobility µeff defined in (2.22) or its normalized
form ueff defined in (2.23) are affected by both the longitudinal and
vertical electrical fields. The normalizing factor µz includes the effect
of the vertical electrical field, since the value of the critical field Ec
is dependent on the value of the low-field mobility µ0, which in turn
depends on the vertical electrical field. In the presence of mobility
reduction due to vertical field µz is not equal to µ0.
Our previous analyses of velocity saturation effect was done while as-
suming the absence of mobility reduction due to vertical field, and
therefore, assuming µz =µ0. In fact, in the presence of mobility reduc-
tion due to vertical field, µz is related to the low field mobility µ0 [8]
by
µz
µ0
= 1
1+θ (qb+qi/2) = 1k1qi+k2 , (2.64)
where
θ = Qspec
²SiE0
, (2.65a)
k1 = θ
(
1
2
− 1
1+ 2γb
√
ψp
)
, (2.65b)
k2 = 1+
θψp
1+ 2γb
√
ψp
. (2.65c)
In (2.65), E0 is the electric field intensity at which the mobility starts
to decrease significantly, γb is the normalized body factor and ψp is
the normalized pinch-off surface potential (corresponding to qi = 0).
In (2.29), u is the effective mobility normalized to low-field surface
mobility, i.e.,
u = µeff
µ0
= µeff
µz
µz
µ0
.
Therefore, to account for the effect of mobility reduction due to vertical
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field in the analyses carried out earlier, it is sufficient to multiply the
u term by the RHS of (2.64), such that the drain current relation (2.36)
becomes
id =−u
(
2qi+1
)
k1qi+k2
∂qi
∂ξ
. (2.66)
Assuming that velocity saturation right at the drain such that u = 1
throughout the channel and integrating from the source to drain
1∫
0
id∂ξ=−
qdsat∫
qs
(
2qi+1
)
k1qi+k2
∂qi,
results in
idsat =
1
k1
[
2qs+
(
1−2 k2
k1
)
ln
(
1+ k1
k2
qs
)]
− 1
k1
[
2qdsat +
(
1−2 k2
k1
)
ln
(
1+ k1
k2
qdsat
)]
.
(2.67)
Eq. (2.67) can be approximated by its series expansion upto third order
idsat ≈
1
k2
[
qs+
(
1− k1
2k2
)
q2s −
2k1
3k2
q3s
]
− 1
k2
[
qd+
(
1− k1
2k2
)
q2dsat −
2k1
3k2
q3dsat
]
,
(2.68)
which can be further simplified to the following, by assuming
k1
2k2
¿ 1,
idsat =
1
k2
(
qs+q2s −qdsat −q2dsat
)
. (2.69)
Now, just as (2.41)2 and (2.38)3 are equivalent, we define a similar equiv- 2. idsat = qs+q2s −qdsat−q2dsat
3. idsat =
2 qdsat
λc
alence for (2.69):
1
k2
(
qs+q2s −qdsat −q2dsat
)
≡ 2 qdsat
λc
or (2.70a)
qs+q2s −qdsat −q2dsat ≡
2k2 qdsat
λc
(2.70b)
so that,
idsat =
2 qdsat
λck
, (2.71)
23
Design methodology
with
λck =
λc
k2
. (2.72)
In effect, this means that we can continue to use all the analytical re-
lations developed for velocity saturation and incorporate mobility re-
duction due to vertical field simply by replacing the velocity saturation
factor λc with a modified factor λck, which is slightly bias dependent
due to the bias dependence of k2.
Figure 2.6 shows the comparison of the analytical model of transcon-
ductance efficiency gms
/
id, as developed under with the full BSIM6
compact model for 40 nm, 60 nm and 80 nm channel lengths; measure-
ments data is superimposed for convenience of comparison. It is ev-
ident that the simple analytical model accounting for short-channel
effects developed in this section does a reasonably good job at fitting
the measurement data. Thus, the model developed here can be used as
the simple “stripped-down” version of the full BSIM6 compact model
that serves the designer for the initial design guidance.
2.6 IC based design methodologies: short-channel eects
Let us now revisit the design methodologies for the design of simple
analog and RF building blocks, discussed in Sections 2.3 and 2.4, and see
how the short-channel effects, especially velocity saturation impacts
them.
2.6.1 Bias current optimization for the gain stage
In Fig. 2.2, we plotted the normalized bias current for the capacitively
loaded common-source stage , which is nothing but a plot of (2.12):

IDb
Vin
Vout W.CW CL idb =
Ωv
gms−Ωv`
IC.
Following our discussion of the previous section, it is easy to see that
the short-channel effects affects the gms term in this equation. Using
the Model 1 equation for gms4 (2.52), and using λc = 1/3, we again plot
4. gms =√
λ2c i
2
dsat
+2λc idsat+4 idsat+1−1
λ2c idsat+λc+2 the normalized bias current as a function of IC as shown in Fig. 2.7.
Here, we see that for a required gain, a higher bias current is required at
the same IC than when velocity saturation is absent. This is especially
noticable at high ICs and higher gains. Despite this increase in the
required current, the optimum IC, i.e., the inversion coefficient for
24
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(a)
(b)
(c)
Figure 2.6: Transconductance eiciency gms
/
id as function of inversion coeicient
IC: comparison with BSIM6 andmeasurements from a 40 nm standard CMOS pro-
cess for 40 nm, 60 nm and 80 nm channel lengths
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Figure 2.7: Eect of velocity saturation on normalized bias current for the capaci-
tively loaded common-source stage (Fig. 2.1) vs. inversion coeicient
obtaining the minimum current at a given gain, shifts to the left towards
weak inversion.
To verify the design methodology outlined above, we attempt the design
of a common-source stage loaded with another common-source transis-
tor of width 100µm (implying a load capacitance CL = 18.5fF). We target
a gain Av = 15dB and a working frequency f = 24GHz, givingΩv = 0.83.
Choosing the minimum channel length, 40 nm (`= 1), provided by the
40 nm standard CMOS technology, we obtain the optimum value of IC,
ICopt = 6.3, that is in moderate inversion. The normalized optimum
width wopt = 1.41 is calculated using (2.9)5 and the normalized bias cur-5. w = Ωv `gms−Ωv `
rent idbopt = 8.78 is calculated using (2.12),6 with the Model 1 equation6. idb = Ωvgms−Ωv ` IC
for gms. Knowing the values of technology parameters we can calculate
the optimum bias current IDbopt and width Wopt. Eventually, plugging
the values of Wopt and IDbopt for simulating with the BSIM6 model, we
obtain a gain of 14 dB at 24 GHz, which is close to the target gain of
15 dB[19].
2.6.2 Optimum IC for RF design
Let us now consider the influence of short-channel effects on the FoM
for RF design, defined in (2.21).7 The FoM is proportional to two factors:7. fomrf ,
gmsω¯t
id
gms
/
id and ω¯t. While the former is equal to 1, the latter is propor-
tional to IC at low values of the inversion coefficient IC; the FoM (fomrf)
will hence be proportional to IC at such low values of the inversion
coefficient. At higher values of IC, however, owing to velocity satura-
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tion, gms
/
id becomes inversely proportional to IC (2.51)
8 and the ω¯t is 8.
gms
idsat
≈ 1
λcidsat
practically constant (being equal to gms = 1
/
λc). Hence, the high-IC
asymptote of fomrf varies as 1
/
λ2cIC. Evidently, fomrf that has an in-
creasing low-IC asymptote while a decreasing high-IC asymptote will
have a maximum. We must contrast this with the long channel case,
Figure 2.8: Normalized figure-of-merit fomrf (on a log scale) as a function of inversion
coeicient IC, along with the weak inversion and strong inversion asymptotes. The
peak of the FoM lies at the intersection of
p
IC and 1
/(
λ2cIC
)
asymptotes
where gms
/
id would be proportional to 1
/p
IC and ω¯t to
p
IC, rendering
fomrf (nearly) constant. It is the prospect of the existence of a maximum
in fomrf vs. IC, because of which it was proposed as a FoM for low-power
RF design using dwonscaled devices. As discussed in Section 2.4, the
inversion coefficient at which fomrf is maximum can be used as the
optimum IC that would allow to maximize the dc gain and minimize
the noise at a given bias current. Figure 2.9 shows a comparison of
the analytical function of fomrf, derived from the gms
/
id and gms for
the Model 1 velocity-field model, with BSIM6 and measurements from
a 40 nm standard CMOS process for 40 nm, 60 nm and 80 nm channel
lengths. The presence of the peak and hence of the optimum inversion
coefficient can be readily noticed.
From Fig. 2.8, it can be noticed that the peak of fomrf lies at the intersec-
tion of its strong inversion asymptote 1
/
λ2cIC with an
p
IC asymptote,
instead of being located at the former’s intersection with the IC asymp-
tote. The same is confirmed in Fig. 2.9 at two other channel lengths.
The
p
IC can be attributed to gms
/
id that starts to tend to 1
/p
IC before
tending to 1
/
λcIC due to velocity saturation (see Fig. 2.4), while ω¯t is
still tending slightly to IC, thereby lending a
p
IC dependence to fomrf.
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(a)
(b)
(c)
Figure 2.9: fomrf as a function of inversion coeicient IC: comparison with BSIM6
andmeasurements from a 40 nm standard CMOS process for 40 nm, 60 nm and
80 nm channel lengths
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Consequently, the intersection point that corresponds to the peak value
of fomrf lies at IC = 1
/(
λ4/3c
)
, which is the optimum inversion coeffi-
cient. This optimum IC lies in the moderate inversion region as can be
seen from Figs. 2.8 and 2.9. Since the velocity saturation parameter λc
increases with decreasing channel length,9 the optimum IC is bound to 9. λc,
2UT
Ec L
be pushed further left into the moderate inversion region towards weak
inversion. This trend has been confirmed by other researchers through
TCAD simulations [20] and measurements [21] over a wide variety of
device geometries.
2.7 Summary
In this chapter we presented a simple, inversion coefficient IC based
design methodology for the design of low-power analog and RF cir-
cuits. This methodology, which is intended to be used for initial design
guidance, relies on a FoM (fomrf) that allows to maximize the gain of a
MOSFET operating at a given frequency, while minimizing its noise figure
for a given current. It was shown that this FoM has a peak at a certain
IC that can be treated as an optimum value for the MOSFET design. It
was shown that this optimum IC lies in the moderate inversion region
reinforcing the importance of this region for low-power design using
downscaled devices from the state-of-the-art processes. The peaking
behavior of the FoM, whose two constituents are the transconductance
efficiency gms
/
idand the cutoff frequency ωt, is largely due to the short-
channel effects, especially velocity saturation. In this context, the effect
of velocity saturation on the drain current and transconductance ef-
ficiency was discussed and analytical expressions were derived using
three different velocity-field models.
The importance of velocity saturation for short devices cannot be overem-
phasized. It has been well understood that velocity saturation is a con-
sequence of scattering of charge carriers inside the MOSFET channel.
On scaling the devices into nanometer regime (channel lengths below
30 nm), where the transport is expected to become quasi-ballistic and
eventually ballistic, velocity saturation effects should be expected to di-
minish and eventually disappear for ultra-short devices. To the contrary,
it has been shown in the literature that the carrier velocities still saturate
in such devices, albeit near the source, due to the thermal limits.
In the rest of this thesis we will discuss the behavior of the ballistic and
quasi-ballistic devices.
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3Ballistic transport: concepts and
modeling approaches
In this chapter, we introduce the concept of ballistic transport in MOS-
FETs. Following a discussion on local equilibrium, a concept that no
longer holds in the presence of ballisticity, we outline why new models
are required for the ballistic regime. Subsequently, we give an overview
and critique of the state of the research in modeling nanoscale ballistic
MOSFETs.
3.1 Ballistic transport in semiconductor devices
BALLISTIC transport in semiconductor devices was postulated as asolution for low-power, high-speed applications by Shur [22, 23]
in 1979. In 1985, IBM demonstrated experimental evidence of ballis-
tic transport in GaAs devices [24]. In 1988, another team from IBM
presented the I -V characteristics of sub-100 nm MOSFET at 77 K that
provided further evidence of ballistic transport in semiconductor de-
vices [25]. Since 2003, ballistic transport has also been included in the
ITRS roadmap [26] as a possible technology booster.
Ballistic transport in a semiconductor device implies that the charge
carriers (electrons) travel across the device under the influence of a
driving force, without experiencing any collisions and scattering that
impede their motion, resulting in high currents. Such a transport of
L <λ ballistic
L ∼λ quasi-ballistic
L Àλ diusive
electrons would happen in a device with channel length L smaller than
the mean free path of the carriers λ (in a given semiconductor and at a
given temperature). Conventional long channel devices have channel
lengths much greater than λ such that the electrons experience a lot of
scattering events while traveling across. In such a channel, the velocity
of the electrons is limited due to the scattering1 and the transport is
1. Velocity overshoot can
occur in regions with very
high longitudinal electric
field.
diffusive.2 A device with a channel length comparable to λ lies on the 2. In this context, the term
diusive includes the dri
transport which is scatter
dominated as well.
continuum between the purely ballistic and purely diffusive regime. In
such a device, high energy electrons travel ballistically, while the ones
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with lower energies travel through the drift-diffusion mechanism. Such
a device is referred to as quasi-ballistic. This is shown graphically in
Fig. 3.1.
(a) Diusive L Àλ
(b) Quasi-ballistic L ∼λ
(c) Ballistic L <λ
Figure 3.1: Schematic representation of the trajectories of electrons in semiconduc-
tor devices with dierent channel lengths
One may wonder whether the so-called ballistic transport in semicon-
ductors is truly ballistic. Unlike in vacuum, or even in a gas, the electrons
in a semiconductor travel inside the crystal and exchange energy with
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it; consequently, the transport is not scatter-free. The answer to this
conundrum lies in the effective mass theory, according to which, the
motion of an electron in the periodic potential in a semiconductor crys-
tal can be considered analogous to that of a free particle, albeit with an
effective mass m∗ instead of its free mass. So, indeed, once the elec-
trons “adapts to the ideal crystal environment” [27], within the effective
mass approximation, their motion in the crystal can be ballistic. Crystal
impurities as well as electron-electron interactions introduce various
scattering events that tend to bring the electron population in equi-
librium. Observed over a time range greater than the relaxation time
of electrons in the crystal (the time it takes for the electrons to come
in equilibrium), the energy distribution function of electrons shows a
Maxwellian equilibrium shape. On the contrary, the ballistic electrons
occupy high energy regions of the energy distribution function [27] and
show distinct high energy peaks [28]. This is shown schematically in
Fig. 3.2. Up until the emergence of ballistic transport, most of the theory
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Figure 3.2: Schematic representation of the energy distributions of diusive and
ballistic electrons
of semiconductor devices has been built upon the assumption of local
equilibrium that allows us to define a quasi Fermi level throughout the
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device. To understand why the existing theory cannot be used as it is to
model the ballistic and quasi-ballistic device, it is instructive to revisit
the concept of equilibrium.
3.2 Concept of local equilibrium and Fermi level
To understand the concept of equilibrium, let us delve into thermody-
namics. A given system can be characterized by a number of variables
like temperature, pressure, volume etc., related to its physical and chem-
ical properties. The system is in equilibrium if all these variables are
independent of time though they may vary with position inside the
system [29]. A phase is defined as a region of this system within which
the variables is constant both in time and position, so that the whole
system is nothing but an aggregate of mutually interacting phases.
• Static equilibrium A system will be in static equilibrium if it is com-
pletely isolated from its surroundings so that no energy exchange can
take place. This implies that all the parameters would remain constant
throughout the system. Obviously, such a system cannot carry any
currents.
• Nonuniform equilibrium On the other hand, a system that can exchange
energy with the surroundings through externally applied potentials, e.g.,
a homogeneous semiconductor bar with voltages VS and VD (VS 6=VD)
applied to its left and right sides respectively, will not be in static equi-
librium since the potential (electrostatic potential) inside the system
would vary spatially. If this system does not exchange heat and matter
with the surroundings, the system is in nonuniform equilibrium.
To define a condition for nonuniform equilibrium, we can divide it
into different phases approximating the potential in each phase to be a
constant. Then, the internal energy of a phase located at a position x
would be given by
U (x)= T (x)S(x)−P (x)V (x)+µcN (x)+Φ(x)N (x) (3.1)
where, T , S, P and V are the temperature, entropy, pressure and volume
respectively, and N is the number of particles. Φ is the potential energy
associated with the system, i.e., the work done due to the externally
applied forces. The chemical potential of the particles, formally defined
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as
µc = ∂U
∂N
∣∣∣
S,V,...
, (3.2)
is the change in energy particle in adding ∂N particles to the system.
More intuitively, the chemical potential µc quantifies (as a physical
quantity) the tendency of a system to change [30], in the absence of
external potentials. For example, a chemical reaction or a diffusion of a
gas takes place because the µc is higher in the initial state than in the
final state. In addition to the difference of the chemical potentials, the
flow of the particles can also be driven by an external potential φ, e.g.
gravitational, thermal or electric potential. In this case, the total driving
potential becomes
µ=µc+αφ, (3.3)
where α is the appropriate intrinsic quantity like mass, charge or en-
tropy corresponding to the type of external potential. In our case deal-
ing with electrons in a semiconductor device, the electric charge q is
the relevant quantity. Then, the total driving potential becomes the
electrochemical potential given by
µ=µc+qφ, (3.4)
so that the total driving force on the electrons is
∇µ=∇µc−q∇φ. (3.5)
It must be noted here that while q∇φ is a real physical force on the elec-
trons, ∇µc is only a statistical force; yet both cause a flow of electrons.
The electrochemical potential µ is known as Fermi level in solid-state
physics.
Now, in equilibrium, the change in entropy of a system is 0. Therefore,
from (3.1), it follows that
∆S = µ(x1)−µ(x2)
T
∆N = 0, (3.6)
implying
µ(x1)=µ(x2), (3.7)
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that is, a dynamic system can be in nonuniform equilibrium if the elec-
trochemical potential (Fermi level) is constant throughout the system.
Obviously, if a voltage is applied to the system, a gradient of the elec-
trochemical potential is developed and the system is no longer in equi-
librium. A local equilibrium can be said to exist in this system if we
can still divide it into small regions that are close to equilibrium can
be selected in the system. In this case the quantities like temperature
and electrochemical potential can be locally defined if their variation in
time and position is slow. In a semiconductor device, as we mentioned
in the preceding section, such an equilibrium is established through
the interaction amongst electrons and other scattering mechanisms. It
should be noted, however, that in such a semiconductor the electron
populations in the conduction and valence bands is displaced from
their thermal equilibrium values. Hence, the charge carrier populations
(holes and electrons) cannot be described using a single Fermi level for
the semiconductor, but using separate Fermi levels for each band called
the quasi Fermi levels. For a semiconductor device in local equilib-
rium, a quasi Fermi level can be defined locally at each point, and hence
carrier distribution can be calculated at each point using Fermi-Dirac
statistics.
As mentioned in Section 3.1, most of the semiconductor device theory
has been built on the assumption of local equilibrium. Due to the
absence of scattering and collisions, the mechanism that brings about
the equilibrium is lost and the assumption of local equilibrium is no
longer valid in devices with ballistic transport. This is the main reason
that makes the modeling of ballistic semiconductor devices difficult, as
we discuss in the next section.
3.3 Challenges in modeling ballistic devices with classical
models
Even though, owing to the effective mass theory, the motion of each
electron in a semiconductor crystal can be regarded as that of a classical
particle, obviously, it would be practically impossible to formulate the
physics of a device in terms of the aggregate motion of each electron.
The transport of electrons in a semiconductor has to be treated statis-
tically: as that of a distribution of particles. The Boltzmann transport
equation (BTE) [31, 32] captures the physics of carrier transport from
a semi-classical point of view by describing the change of the carrier
distribution function in position-velocity space due to internal and
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external forces, collisions and generation-recombination of particles.
The distribution function, which is a solution of the BTE, can then be
used to calculate the charge, current and kinetic-energy densities. Ac-
curate solutions of the BTE are possible numerically. Monte-Carlo (MC)
simulations which solve the BTE numerically are highly effective in
understanding the behavior of a device but are not suitable for design
of circuits because of their computationally intensive nature. How-
ever, by making several simplifying assumptions (e.g. relaxation time
approximation for scattering), the BTE can be solved analytically.
The drift-diffusion (DD) equation is the simplest transport model that
can be derived from the BTE. It is derived by taking the first two mo-
ments of the BTE and describes the current as a sum of two components-
drift, governed by the electric field gradient and diffusion, governed
by the electron density gradient. Effects like velocity saturation and
mobility reduction due to vertical field are introduced as second order
effects in short channel devices through the field dependent velocity
and mobility expressions as discussed in detail in Chapter 2. The DD
equation has been the workhorse of the modeling and simulation activ-
ities down to the sub-micrometer technologies but it starts to show its
limitations in the nanometer regime. Even though the drift-diffusion
equation can be used to model nanometer MOSFETs (e.g. 30 nm [33]),
unphysical values of parameters like saturation velocity need to be used.
In general, the DD equation underestimates the current in a nanometer
MOSFET [34].
The inaccuracy of the DD equation in the nanometer regime can be
attributed to the underlying assumptions, most notably the assump-
tion of local equilibrium [35, 36]. In the presence of ballistic electrons,
ballistic peaks develop in the overall electron distribution function and
it is no longer in equilibrium [28]. In such a case, no local Fermi level
can be defined and transport becomes non-local in nature, limiting the
applicability of the drift-diffusion based models.
Higher order transport equations like hydrodynamic or energy-transport
models have been derived from the BTE under various assumptions
and using different methods [35, 37, 38, 39]. These models account
for effects like hot-electron transport and velocity overshoot but none
is formulated explicitly for ballistic transport. It has been shown that
the moment based equations are not able to describe quasi-ballistic
transport accurately [28, 34].
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3.4 Modeling approaches for ballistic & quasi-ballistic
MOSFETs
3.4.1 Transport over a barrier: Natori model
Owing to the challenges and complications involved in modeling ballis-
tic and the quasi-ballistic nanoscale MOSFETs through classical meth-
ods, an alternative physical picture of the MOSFET has been proposed.
Initially proposed by Natori for the ballistic MOSFET [25, 40], in this
model, the source and drain ends are considered to be electron reser-
voirs in thermal equilibrium. The shape of the potential in the channel
of a nanoscale MOSFET is such that a potential barrier exists from the
source to the channel and then the potential gradually decreases to-
wards the drain (assuming VDS > 0), as shown in Fig. 3.3. The height of
Figure 3.3: Potential profile and fluxes in a nanoscale MOSFET
the potential barrier, known as the virtual source [41], is controlled by
the gate voltage, that ultimately controls the number of carriers injected
over this barrier into the channel.
The Natori model is in fact based on the flux theory of McKelvey et al.
[42] who presented an alternative flux based approach to model the
carrier transport in semiconductors. A flux is defined as the number of
carriers crossing an unit area per unit time and can be represented as
the product of the volume density of the carriers and the velocity, i.e.,
f (x)= n(x)υ(x). (3.8)
The transport is treated in terms of fluxes injected from the source and
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the drain [43], such that the drain current density can be written as
ID = q
(
f +s − f −d
)
, (3.9)
where the subscripts s and d stand for source and drain and the su-
perscripts refer to the direction of flux flow, + being from source to
drain.
As discussed in the preceding section, in the presence of ballistic trans-
port there is no local equilibrium. Because of this, the flux or the drain
current cannot be defined at each point in the channel. However, the
virtual source is in a special kind of equilibrium such that carriers in-
jected from the source are in equilibrium with the source and those
coming from the drain are in equilibrium with the drain. Therefore,
the overall drain current density in ballistic or quasi-ballistic MOSFET
is expressed as the current density (drain current normalized to the
channel width) evaluated at the virtual source
ID = qn(0)υ(0), (3.10)
where n(0) is the carrier density at the virtual source and υ(0) is the
average carrier velocity, in the longitudinal direction, at the virtual
source. Eq. (3.10) is, in fact, universally valid, irrespective of the mode
of transport.
3.4.2 Flux scattering theory: LundstromModel
Using the flux theory Lundstrom extended the Natori model to account
for scattering in the channel. In Lundstrom’s model of quasi-ballistic de-
vices (transport with scattering) a backscattered flux is also accounted
for, and the MOSFET I -V characteristics are presented in terms of scatter-
ing parameters (reflection/transmission coefficients) [44, 45, 46]. The
claimed advantage of the scattering model over the conventional model
is its success in modeling the quasi-ballistic and ballistic current in the
nanoscale MOSFET.
The basic postulates of the flux scattering theory of the MOSFET are:
1 The current through the device can be decomposed into positively (from
source to drain) and negatively (from drain to source) directed fluxes.
2 The positive flux over the source to channel barrier is injected from the
source.
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3 The height of the barrier is controlled by the gate to source voltage VG.
4 The negative flux is composed of two components:
• Backscattered fraction of the flux injected from the source.
• Fraction of the drain injected flux reaching the source.
5 Combining the three components to obtain the net flux on top of the
source-channel barrier (virtual source), the drain current density at this
point can be evaluated as [46]:
ID = q ni(0)
(
1− r
1+ r
)
υT
(
1−e−VDS/UT
1+ (1−r1+r )e−VDS/UT
)
(3.11)
where, q ni(0) is the inversion charge density at the virtual source, υT
is the thermal injection velocity and VDS is the drain-source bias. This
result is applicable for non-degenerate statistics but can be modified
to account for degenerate statistics by replacing the exponentials with
appropriate Fermi functions [46]. r , called the backscattering coefficient,
is an important parameter about which we discuss further in detail a
bit later.
6 The flux injected from the drain is suppressed at high drain bias.
7 The left and right directed reflection/transmission coefficients are as-
sumed to be equal at low drain bias.
8 In the special case when r → 0, i.e., the transport becomes purely ballis-
tic and (3.11) then becomes:
ID = q ni(0)υT
(
1−e−VDS/UT
1+e−VDS/UT
)
, (3.12)
which is Natori’s formulation of ballistic transport [40].
9 For high drain bias, VDS ÀUT, (3.11) can be rewritten as
ID =Cox
(
VGS−VT
)(1− r
1+ r
)
υT (3.13)
wherein, q ni(0) = Cox
(
VGS −VT
)
has been substituted. (3.13) is the
current in saturation.3
3. It is interesting to note
that in a quasi-ballistic MOS-
FET, the drain current sat-
urates at VDS greater than
a fewUT, similar to what
happens in weak inversion.
40
3.4. Modeling approaches for ballistic & quasi-ballistic MOSFETs
10 For the case VDS <UT we can rewrite (3.11) as
ID = q ni(0)
(
1− r )υT VDS
2UT
, (3.14)
which is similar to the long channel non-saturation in that it is linearly
dependent on VDS.
The backscattering coefficient r in (3.11) is one of the most important
parameters in the virtual source based formulation of nanoscale MOS-
FETs, the reason why it has merited a lot of research [45, 47, 48, 49, 50,
51]. As the name implies, the parameter r (0< r < 1) is the fraction of
the flux, injected from the source, that backscatters in the channel and
reenters the source. Evidently, its value depends on the physics of scat-
tering in the channel and ultimately on the applied source, drain and
gate voltages. Invoking the Bethe condition for thermionic emission4
[52], r is estimated to be
4. Bethe condition:
thermionic emission over
a junction occurs when the
firstUT potential drop at the
junction occurs over a length
less than the mean free path.
r = `
`+λ , (3.15)
where λ is the mean free path for backscattering and ` is the critical
distance over which the potential drops by 1 UT. In fact, the average
velocity of the carriers at the virtual source is related to the thermal
velocity through r :
υ(0)=
(
1− r
1+ r
)
υT. (3.16)
While (3.11) is a very simple model for nanoscale MOSFETs, its limitation
is evident in (3.15), the definition of backscattering coefficient r . Even
though it is possible to estimate the value of r through MC simulations,
it cannot be extracted through physical measurement. In addition, there
is a lack of agreement on its definition and alternative definitions and
models have been proposed [47, 53]. It has also been shown that it is not
only the scattering in the critical length ` but also the scattering as far as
the drain that affects the drain current in a quasi-ballistic MOSFET [54].
Finally, even though a compact model based on the scattering theory
has been developed [46, 55], it is apparent that this model does not
scale seamlessly to the well established drift-diffusion for long channel
devices.
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3.4.3 Semiempirical model: Khakifirooz/Antoniadis model
Khakifirooz et al. have described a semiempirical model based on
transport over the source channel barrier approach in [56]. The model
employs 10 parameters out of which 6 are measured and 4 are fitted.
The model is based on the same premise that current density through
the MOSFET can be expressed as the product of charge density and the
carrier velocity at the virtual source (3.10). The virtual source charge
density is given by [56]
Qi(0)=Cinv nUT ln
(
1+exp VGS−
(
VT−αUTFf
)
nUT
)
(3.17)
where Cinv is the effective gate capacitance per unit area in strong in-
version, n is the subthreshold coefficient, VT is the strong inversion
threshold voltage corrected for DIBL, α is a fitting parameter and Ff is
an empirical inversion transition function given by
Ff =
1
1+exp
(
VGS−
(
VT−αUTFf/2
)
αUT
) . (3.18)
The nonsaturation region is modeled by modifying the velocity term
with an empirical saturation function
Fs =
VDS
/
VDSsat(
1+ (VDS/VDSsat)β)1
/
β
. (3.19)
Eventually, the drain current density can be expressed as
ID =Qi(0)υ(0)Fs. (3.20)
The function Ff given by (3.18) tends to zero in strong inversion while
in weak inversion it tends to unity. This function is thus also used to
account for saturation in weak inversion such that VDSsat is equal to UT
in weak inversion and a particular value V sDSsat in strong inversion:
VDSsat =V sDSsat
(
1−Ff
)+UTFf. (3.21)
The function Fs given by (3.19) is similar to the velocity saturation func-
tion used in [8] but has been used empirically in this model to define the
nonsaturation behavior. Fs is zero for VDS = 0 and unity for VDS ÀVDSsat .
Evidently, in the strong inversion saturation case, the current will be
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saturated because of the velocity term which will attain its full value
and will be related to the thermal injection velocity. In weak inversion,
the current has an exponential dependence on the overdrive voltage
VGS−VT and would again be saturated for VDS ÀUT, to a value dictated
by the thermal injection velocity.
This model has been extended to be continuous between ballistic and
drift-diffusion regimes [57] and has been validated with 45 nm devices,
yet there is no denying the fact that the model is built upon purely
empirical functions. In addition, the charge partitioning model of this
extended model is founded on the claim that the gradual channel ap-
proximation cannot hold in ballistic MOSFETs. We doubt the universal
validity of this claim and discuss it further in Section 5.5.
3.4.4 A unified model including dri-diusion, velocity saturation
and quasi-ballistic transport
In silicon the values of the saturation velocity and thermal injection
velocity at room-temperature are very close but their temperature de-
pendence is opposite. Whereas saturation velocity decreases with in-
creasing temperature due to increased scattering, the thermal injection
velocity increases. In [58], by performing thermal measurements on
a strained-Si MOSFET and extracting the limiting velocity, the authors
have shown that even at lengths down to 22 nm, strong scattering mech-
anisms are present within the channel. According to the authors, the
mechanism limiting the velocity and hence the current is still the scatter
dominated saturation velocity as opposed to the claim of the flux theory
that limiting velocity is the thermal one. They propose an alternative
current formulation to unify the drift-diffusion, velocity saturation and
ballistic currents:
1
ID
= 1
IDD
+ 1
min(IB, Isat)
(3.22)
where IDD is the current due to carriers under drift and diffusion, IB
is the current due to the carriers which become ballistic and Isat is the
current due the velocity saturated carriers.
3.4.5 Chain of ballisticMOSFETs: Mugnaini model
Mugnaini et al. [59, 60] have demonstrated that a diffusive device can
be modeled as a series combination of N ballistic devices and one
drift-diffusion device. On the premise that the carrier population at
the virtual source can be calculated as a sum of two separate carrier
populations, one that is in equilibrium with the source and the other
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that is in equilibrium with the drain, they develop the charge model for
the ballistic MOSFET. The mobile charge density is given by
qm = qiW
(
1
2
e
VG−VS−VT
UT + 1
2
e
VG−VD−VT
UT
)
, (3.23)
with qi = 2Ceff UT. W (· · ·) is the Lambert-ω function [61] and Ceff, VT and
UT are the effective gate capacitance, threshold voltage and thermal
equivalent voltage (kT/q), respectively. Based on the ideas of Buttiker
[62], they postulate that in a diffusive, each scattering event can be
treated as a thermalizing Buttiker probe. In other words, they propose
that between each successive scattering event the electrons travel bal-
listically and are fully thermalized when they scatter, as they would
in the source/drain contact of a ballistic device. Schematically, this is
equivalent to representing a device with multiple scattering events as a
chain of n ballistic devices, with
n = L
λ
,
where L is the channel length and λ the mean free path. The drain
current density of the diffusive device is then shown to be given by
ID = µqi UT
L
(
q2ms−q2md
2q2i
+ qms−qmd
qi
)
, (3.24)
which is very similar to the EKV equation of the MOSFET [8, 63]. Here, µn
is the low field mobility. The authors further demonstrate that a quasi-
ballistic MOSFET can be modeled as a chain of n+1 ballistic devices,
with the first n devices (with n = 9) on the source side aggregated into a
single drift-diffusion device. The last ballistic device serves to provide
the velocity saturation that is characteristic of nanoscale MOSFETs.
3.5 Impact of ballistic transport on RF performance of
MOSFETs
As mentioned at the beginning of this chapter, ballistic transport was
proposed as a solution for low-power and high-speed applications. In
principle, a transit frequency in the range of terahertz can be achieved
with nanoscale ballistic devices. Referring to the Lundstrom model,
from (3.13),5 for the ballistic case (r = 0) we can write the transconduc-
5. ID =
Cox
(
VGS −VT
)( 1−r
1+r
)
υT
tance as
Gm =W CoxυT. (3.25)
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The transit frequency fT is then given by
fT,
Gm
2piCox W L
= υT
2piL
, (3.26)
which results in a numerical value of 1.9 THz for L = 10nm at υT =
1.2×105 cms−1. This has been validated using NEGF simulations [64].
The question of noise in ballistic devices has not yet received much
attention in the literature. It appears that due to the absence of diffusion
the thermal noise would be completely absent and the noise in the
ballistic deivces will be dominated by shot noise. Nonetheless, this is
not a trivial question to answer and requires further research.
3.6 Summary & discussion
At the first encounter, the concept of ballistic transport seems very sim-
ple: just a bunch of electrons traveling under the influence of an electric
field. Thus, developing a model for ballistic devices seems no more
complicated than solving a high-school physics problem. However, a
survey of the state-of-the-research very rapidly makes it clear that this
apparent simplicity is deceptive. As we have discussed in this chapter, to
model ballistic transport in semiconductor devices many fundamental
concepts need to be revisited, and the model development has to start
from the first-principles.
No doubt, the model of the ballistic MOSFET proposed by Natori [40],
extended by Lundstrom [44] to include scattering, also manage to
model the essential device physics in an elegant manner through simple
mathematical formulations. However, these and the derivative works
[47, 65, 66, 67] fail in providing a consistent set of charge, potential and
drain current equations, that are seamlessly scalable from the ballistic
to the long channel diffusive regime. Apart from the initial works, most
of the subsequent models cannot even be classified as compact mod-
els because they rely on numerical solutions of integrals. In addition
to the modeling approaches discussed in this chapter, and of course
Monte-Carlo simulations, there are approaches to modeling nanoscale
devices, notably the scattering matrix based approach [68], which is
neither intuitive nor compact. In our opinion, the model developed by
Mugnaini [59], discussed in Section 3.4.5, does a remarkably good job
at being simple, compact and scalable, even though, unfortunately, it
has not managed to gain a good traction.
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Not surprisingly, from the circuit design perspective, the barrier to
entry into ballistic transport regime is too high. The circuit design
ecosystem including the CAD tools have been built around the drift-
diffusion formulation that elegantly captures the complex physics of
carrier transport, scattering, short-channel effects etc. into relatively
simple equations that scale nicely with device dimensions. It is not hard
to imagine the impracticality of a circuit design environment where the
designers have to plug in a different model simply when they decide to
change the channel length of a device.
In the subsequent chapters, we will discuss our attempts in understand-
ing the ballistic phenomena and eventually modeling the nanoscale
MOSFETs in a compact yet scalable manner.
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model
Despite the fact that several approaches and models exist for modeling
ballistic MOSFETs, as summarized in the previous chapter, a compact
model that includes ballistic, quasi-ballistic and drift-diffusion in a
continuous manner is still missing currently. Barring the Mugnanini
model, discussed in Section 3.4.5, the other approaches are either too
mathematical or too empirical to fill in this gap. In this chapter, we
outline the behavior that a MOSFET model that is scalable between
ballistic and diffusive regimes needs to follow. We propose one such
model and its I -V characteristics.
4.1 A scalable model
ACCORDING to the flux based model of MOSFETs, the drain current insaturation consists of the electrons injected over the virtual-source
barrier [45, 69]. Depending on whether the channel length L is much
longer than, comparable to, or shorter than the mean free-path λ of the
electrons in the channel material, the transport in the device is diffusive,
quasi-ballistic and ballistic, respectively [25]. Inspired by this modeling
approach, let us perform a thought experiment in which we attribute
the mean free-path as the scattering distance of each individual elec-
tron, i.e., we assume that each electron injected from the virtual-source
encounters a scattering event after traveling a distance exactly equal
to the mean free-path. It follows then, that just after the injection from
the virtual-source, electrons would travel a distance λ without any scat-
tering, i.e., ballistically. This would be true even in a device with a very
long channel length such that electrons scatter throughout the rest of
the channel.
This thought experiment leads us naturally to a macro-model of the
MOSFET, like that shown in Fig. 4.1, in which we can split the channel
into two sections – the first section of length λ at the source end (labeled
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λ L−λ
Figure 4.1: Macro-model schematic of a MOSFETwith its channel split into two sec-
tions, a ballistic section of fixed length λ and a diusive section of variable length
L−λ, connected in series
B), and the remaining section of length L−λ (labeled DD) – connected in
series. This model is expected to be continuously scalable, as a function
of channel length, between ballistic and diffusive regimes. To this end,
the following conditions must be met:
1 Current continuity If the ballistic and diffusive MOSFETs are considered
separately, for the same applied voltages, we would normally expect
IB > IDD.
The series connection of the ballistic and diffusive devices in Fig. 4.1
forces current continuity.
2 VS ≤Vn ≤VD Naturally, to ensure current continuity, the voltage Vn at
the intermediate node (labeled n in Fig. 4.1) will have to take on values
such that for this macro-model,
IB = IDD.
The expected behavior of this macro-model in two asymptotic cases
can be readily defined:
• L Àλ With its channel length much larger than the mean free-path, a
MOSFET is nothing but a long channel diffusive device. The transport
in the DD part of the channel, which is scattering dominated, should
dictate the overall behavior. Consequently, the device characteristics
obtained with this model should resemble those obtained from a con-
ventional drift-diffusion model.
• L < λ A MOSFET with its channel length smaller than the mean free-
path would be ballistic by definition. Likewise, for this case, the overall
behavior of the model should resemble the behavior of a model for
ballistic MOSFETs.
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4.2 Model equations
Taking a cue from the above discussion, we implemented the macro-
model of Fig. 4.1 using I –V equations from Natori’s ballistic model
[40, 46] for the B section and from the EKV model for long-channel bulk
MOSFETs [8] for the DD section, such that
IB
(
VG,VS,Vn
)= IDD(VG,Vn,VD). (4.1)
In (4.1), assuming non-degenerate statistics, the current density IB is
given by [46]
IB =QSυT
1−e−(Vn−VS)/UT
1+e−
(
Vn−VS
)/
UT
 , (4.2)
where QS is the inversion charge density at the source1 and υT is the 1. In fact,QS is the inversion
charge density at the virtual
source. However, since the
exact position of the virtual
source in the channel cannot
be determined, we will treat
its position as that of the
source.
thermal velocity. The current density IDD is given by the following set of
equations [8] (already discussed in Chapter 2)
IDD =
2nµ0CoxU 2T
L−λ (if− ir) (4.3a)
if = qn+q2n (4.3b)
ir = qd+q2d (4.3c)
2qn,d+ ln qn,d =
VP−Vn,D
UT
. (4.3d)
To maintain consistency in the manner the inversion charge is calcu-
lated for a given gate voltage, QS in (4.2) is also calculated by evaluating
(4.3d) at source and using
QS = 2nCoxUT qs. (4.4)
Also, λ is related to υT, µ0 terms in (4.2) and (4.3) through the Einstein
relation
λ= 2µ0UT
υT
. (4.5)
4.3 A modified model
A second look at (4.3a) reveals a couple of problems with this formula-
tion:
• For a MOSFET with L =λ, IDD →∞, i.e., the current takes an unphysical
value.
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• Similarly, when L < λ, IDD becomes negative. This too is not physical
since the drain cannot reverse its direction simply due to a device being
short.
s d
g
nB DD
λ L
Figure 4.2: Macro-model schematic of a MOSFETwith a ballistic section of fixed length
λ added at the source side of a conventional diusive section of variable length L
To overcome the problem pointed out above, we propose an alternative
macro-model as shown in Fig. 4.2. This model is a slight modification of
the model of Fig. 4.1: instead of splitting off a ballistic section of length
λ from the total channel length L, in this model we simply append the
ballistic section to the diffusive channel of length L, so that the total
channel of the device is now L+λ. Eq. (4.3a) for current density through
the DD section of the MOSFET now becomes
IDD =
2nµ0CoxU 2T
L
(if− ir) , (4.6)
with if and ir being the same as in (4.3). Eq. (4.2) for current density IB
remains unchanged.
It is worth noting that the drain current equations given by (4.2) and (4.3)
are saturating functions – IB saturates when Vn is greater than 3 to 4
UT, while IDD saturates for VD ≥VP – though the magnitude of the satu-
rated currents would be different. Since the voltage at node n cannot
go beyond the VS and VD limits, i.e., VS ≤Vn ≤VD, the total drain cur-
rent through the MOSFET cannot be more than IB or IDD, whichever is
minimum:
IMOSFET ≤min(IB, IDD). (4.7)
Evidently, this modified model is faithful to the asymptotic cases dis-
cussed in Section 4.1:
1 L À λ In the long channel case, IDD < IB, and therefore, according to
(4.7), the drain current through the MOSFET will follow the behavior of
the current through the diffusive device (IDD).
2 L <λ According to (4.6), when L becomes too small, IDD becomes very
large. Hence, following (4.7), the drain current through the MOSFET will
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be dictated by IB.
We can nonetheless wonder why, the B section in case 1 above, and
likewise the DD section in case 2, would not have any impact (or, would
have very little impact) on the overall behavior of MOSFET. To under-
stand this we must study the behavior of the intermediate node n.
4.4 The intermediate node n
Assuming that the MOSFET in Fig. 4.2 is operating in saturation (VD ≥
VG), for the long channel case (L Àλ),
IMOSFET ≈ IDD,
therefore, IB (= IMOSFET) will have to be less than its saturation value
QSυT. From (4.2), this implies that Vn, the voltage at the node n, will
have to be no larger than a few fractions of UT above VS, i.e, the ballistic
part B, with its drain voltage as Vn, will operate in linear mode. In this
case, the B section can be considered as a series resistor with a very
small voltage drop across it, connected at the source end of the drift-
diffusion MOSFET. On the other hand, for the ultra-short channel case
(L <λ),
IMOSFET ≈ IB,
with IB =QSυT, its saturation value. IDD given by (4.6) would tend to
take very high values for such small L, unless the (if− ir) term in the
numerator compensates for it; that will indeed be the case, because
IDD (= IMOSFET) cannot be any larger than IB. Since the MOSFET is in
saturation, i.e, VD ≥VP, from (4.3) ir → 0 and hence,
IDD =
2nµ0CoxU 2T
L−λ if. (4.8)
Given that the B section is in saturation, we can reasonably assume that
the voltage Vn at its drain n would be at least as large as 3 to 4 UT more
than VS, yet it would not be close to VD so as to maintain the rather large
drain current density IB. Consequently, in this case, the DD section will
act as a resistor at the drain end of the ballistic MOSFET across which a
large fraction of VDS will drop.
As a result of the above discussion, we can modify the condition with
respect to the voltage at node n that we had stated in Section 4.3 as
VS ≤ Vn ≤ VD. It is apparent that the upper limit of Vn will be always
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below VD, i.e.,
VS ≤Vn <VD. (4.9)
The above discussion is validated in Figs. 4.3 and 4.4, which were ob-
tained by equating (4.2) and (4.3) and numerically solving for Vn. For
the diffusive limit (L Àλ), we observe in Fig. 4.3 that even in saturation
for all VD ≥Vp, the voltage drop Vn across the B part is only about 0.1
UT, and therefore all the applied drain voltage is dropped only across
the DD section (see Fig. 4.4). On the contrary, for the ballistic limit
(L <λ), Vn saturates to a much higher value of approximately 12 UT, yet
it remains less than VD. Rest of the VD is dropped across the DD section,
as can be seen in Fig. 4.4.
(a) (b)
Figure 4.3: Variation of the voltage at intermediate node n (in linear and log scales) as a function of drain voltage
for the ballistic, quasi-ballistic and diusive cases. All voltages are normalized toUT
(a) (b)
Figure 4.4: Voltage drop and the fraction of drain voltage drop across the DD section of Fig. 4.2 as function of drain
voltage
52
4.5. I–V characteristics
4.5 I–V characteristics
In Fig. 4.5, we plot the ID-VG and ID-VD characteristics of the proposed
model for three different channel lengths, namely 2 nm, 20 nm and
200 nm, which correspond respectively to the ballistic (L < λ), quasi-
ballistic (L > λ) and diffusive (L À λ) cases. Recalling the discussion
of Section 4.1 where we outlined the expected asymptotic behavior
of a model scalable between ballistic and diffusive regimes, we see in
this figure that for L <λ, the model practically follows the Lundstrom’s
ballistic model; using the EKV drift-diffusion model would overestimate
the drain current by several orders of magnitude. Likewise, for L Àλ,
the model characteristics follow the drift-diffusion model, whereas the
ballistic model overestimates the drain current.
The L >λ case, which corresponds to a quasi-ballistic device, is quite
interesting. In this case, the ID-VG curve follows the drift-diffusion curve
except at very high VG where it converges to the ballistic model. In a
similar manner, the ID-VD starts off close to the drift-diffusion model,
then starts deviating before converging to the ballistic model at high VD.
Since the ballistic current sets the limit of the drain current attainable
in any device, that ID tends to the ballistic curve at higher voltages, is
not surprising. However, at low voltages, whether ID should be close to
drift-diffusion current or ballistic current is not immediately apparent.
This behavior merits further verification using device level simulation,
e.g., Monte-Carlo simulations.
4.6 Summary & discussion
In this chapter we have proposed a macro-model approach to model
the MOSFET in a continuous manner between the purely ballistic and
the drift-diffusion regimes. This macro-model can use existing ballistic
and diffusive device models while filling in the gap between the two.
We outlined the behavior expected from a model that can be used to
model a MOSFET at all possible channel lengths, ranging from several
micrometers to a few nanometers. Finally, we showed that the proposed
model behaves well in the asymptotic cases. Nonetheless, this model
would need to be validated against physics based device simulations.
Admittedly, the model proposed in this chapter is inspired by the work
of Mugnaini et al. [59] who proposed to model the diffusive and quasi-
ballistic MOSFETs as a drift-diffusion device connected in series with
a ballistic one. One major difference between the model proposed in
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(a) (b)
(c) (d)
(e) (f)
Figure 4.5: ID-VG (in log scale) and ID-VD characteristics for three dierent channel lengths obtained using the
proposedmodel. Characteristics for the same device, obtained using EKV dri-diusionmodel (without short-
channel eects) and Lundstrom’s ballistic model, are shown for comparison
this chapter and theirs is that the ballistic device is connected at the
source of the drift-diffusion device in the former model, but at the
drain in the latter. We believe that our approach is closer to reality
since, as discussed in Section 4.1, in any given device, the electrons
would always be ballistic before they encounter the first scattering event,
whether it is in the channel or in the drain. The ballistic device at the
source end in our model serves to capture this part of the channel,
whereas, in Mugnaini’s approach, the ballistic device at the drain end
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serves to capture the velocity saturation effect. With our approach,
any existing robust drift-diffusion compact model can be used with
the simple Natori model thus avoiding any rejig/reprogramming of the
existing CAD framework. At the same time we need to consider the
impact of introducing an additional node (discussed in Section 4.4) in
the model.
It must be remarked that in developing this model, we assumed that bal-
listic and diffusive would be governed by the same electrostatic behavior.
This was done implicitly by using (4.5) (that gives the inversion charge
density in the drift-diffusion model) as expression for inversion charge
density in the ballistic model (4.2). Since, electrostatics and transport
are coupled in a MOSFET, there is no a-priori reason to believe that the
same electrostatics applies in both ballistic and diffusive devices, even
though the transport mechanisms are very different. Moreover, while
the dc behavior of the model appears correct, the same cannot be said
about its dynamic behavior which might be affected by the intermedi-
ate node. This provides us with another motivation to seek a model for
quasi-ballistic devices that takes into account the electrostatics of the
channel, encompassing all the regimes of operation, in such a manner
that introduction of additional nodes can be avoided. We will discuss
this in the following chapters.
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5Understanding the electrostatics in
ballistic MOSFETs
In this chapter, we start by questioning the role that the gate plays in
a ballistic MOSFET. We report the results of Monte-Carlo simulations
performed on double-gate ballistic MOSFETs with a geometry such that
the gates overlap only a fraction of the channel. We present a qualitative
analysis of the simulation results highlighting the similarities and dif-
ferences between ballistic devices of 10 nm and 100 nm channel length,
in an attempt to understand the electrostatics in a ballistic channel,
especially the influence of the gate, source and drain terminals on the
channel.
5.1 Ballistic MOSFET vis-a-vis vacuum tube
BALLISTIC transport in semiconductor devices occurs when the chargecarriers emitted from one end (source) are collected at the other
end (drain), without being scattered in the channel [40]. This is indeed
similar to electron transport in vacuum tubes. In fact, ballistic n+-n-n+
semiconductors have even been shown to demonstrate the same I-V
characteristics as the Langmuir-Child law [22] for vacuum tubes.
In addition to the scatter-free transport in their respective channels, ac-
cording to the well-accepted virtual-source model of ballistic transport
in MOSFETs, even the current control mechanisms in the vacuum tubes
and ballistic MOSFETs is identical. Similar to the description of transport
in vacuum tubes [70, 71], the virtual-source model considers the top of
the potential barrier that appears in the channel as an effective source
of charge carriers (electrons) [45]. This virtual-source appears near the
source end of the MOSFET and its height modulates the drain current.
According to the model, in a scatter-free channel, the carriers injected
from the source with energies higher than the virtual-source barrier
pass through to the drain; the rest are reflected back. The carriers col-
lected by the drain constitute the drain-current. While the source and
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drain voltages control the number of carriers injected into the channel,1
the gate voltage controls how many of them pass through the channel
1. The carriers injected
from the drain are sup-
pressed at a drain-source
voltage much higher
than the thermal voltage.
by controlling the barrier height.
The model does a good job at explaining the transport and the cur-
rent control mechanism, but it does not provide a clear explanation of
the role that the gate plays throughout the channel. From the above
description it appears that the gate plays its role only locally at the
virtual-source, like the grid in a vacuum tube.
5.2 The role of the gate
Unlike the grid, the gate physically covers the entire channel of the
MOSFET, and should affect the electrostatic potential at every point in
the channel. In fact, the electrostatic control exerted by the gate at each
point of the channel is imperative in a conventional diffusive MOSFET,
where the transport is affected by the local quasi-Fermi potential. On
the other hand, it can be argued that since transport in a ballistic device
is non-local and the carrier populations are governed by the source and
drain Fermi potentials [46] and not the local quasi-Fermi level in the
channel, the gate needs not play the same role as in the diffusive device.
The carriers which manage to surpass the barrier at the virtual-source
would continue their flight unimpeded, exclusively under the influence
of the drain-source electric field, and therefore, the influence of the gate
should be limited only around the virtual-source. Consequently, we can
wonder whether, in a ballistic MOSFET, a gate electrode that physically
covers the channel only partially near the source would be sufficient to
modulate the conduction in the device. Assuming that this is indeed
the case, we do the following 1D analysis in the channel of the MOSFET.
The current continuity equation
ID = qn(x)υ(x) (5.1)
can be used to obtain the velocity in terms of the current and carrier
density,
υ(x)= ID
qn(x)
, (5.2)
where the subscript x is used to imply the value of the corresponding
quantity at position x in the channel. In a ballistic device, since there
is no scattering, the carriers gain kinetic energy as they travel from the
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virtual source (x = 0) towards the drain. Therefore, we can write
∂
(1
2 mυ(x)
2
)
∂x
= q ∂ψ(x)
∂x
, (5.3)
from which we can obtain the carrier velocity at any point x
υ(x)=
√
2q
m
(
ψ(x)−ψ(0))+υ(0)2, (5.4)
where we can replace υ(0) using current continuity to obtain:
υ(x)=
√
2q
m
(
ψ(x)−ψ(0))+( ID
qn(0)
)2
. (5.5)
Now, using (5.1) and (5.5), the Poisson’s equation for the undoped chan-
nel
∂2ψ(x)
∂x2
= qn(x)
εsi
(5.6)
can be rewritten as
∂2ψ(x)
∂x2
= qn(0)
εsi
(
1+ 2q
3n(0)2
m I 2D
(
ψ(x)−ψ(0)))−1/2. (5.7)
Making the following substitution
φ(x)= 1+ 2q
3n(0)2
m I 2D
(
ψ(x)−ψ(0)) (5.8)
and normalizing x
ξ= x
/√ εsi m I 2D
2q4n(0)3
, (5.9)
we can rewrite (5.7) as
∂2φ(ξ)
∂ξ2
= 1√
φ(ξ)
(5.10)
or
∂
(
∂φ(ξ)
∂ξ
)2
∂ξ
= 2√
φ(ξ)
∂φ(ξ)
∂ξ
, (5.11)
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from which we obtain
∂φ(ξ)
∂ξ
=
√
4
(√
φ(ξ)−√φ(0))+φ′(0)2. (5.12)
As we know from the theory of ballistic MOSFETs that the potential peaks
at the virtual source, hence at x = 0, ψ′(0)= 0. Therefore, from (5.8)
φ
′
(0)= 0, (5.13a)
φ(0)= 1, (5.13b)
simplifying (5.12) to
∂φ(ξ)
∂ξ
= 2
√√
φ(ξ)−1. (5.14)
On integrating (5.14) between the limits 0 and ξ and using (5.13a), we
obtain the following implicit equation:
2
3
(√
φ(ξ)+2
)√
φ(ξ)−1= ξ (5.15)
or, equivalently,
2
3
√
φ(ξ)3/2+3φ(ξ)−4= ξ (5.16)
which is plotted in Fig. 5.1.
Figure 5.1: Normalized electron potential profile in a ballistic device plotted as a
function of normalized distance along the channel calculated using (5.16)
While deriving (5.16) we started off with the 1D Poisson’s equation,
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thereby completely neglecting the effect of vertical electrical field of the
gate. This approach would be immediately called into question, had we
been analyzing nanoscale diffusive MOSFETs but, as discussed earlier,
it remains unclear whether this is valid for ballistic MOSFETs or not. To
understand whether the gate in a ballistic MOSFET behaves like the grid
in a vacuum tube, or like the gate of a conventional diffusive MOSFET,
we propose a MOSFET geometry such that the metal gate overlaps the
channel partially. By exploring the possibility and consequences of
using a partial gate that does not affect the electrostatics along the
entire channel, we aim to better understand the role of the gate in the
ballistic MOSFETs.
5.3 Device templates andmonte-carlo simulation
We ran Monte-Carlo simulations on idealized partially gated symmet-
ric double-gate MOSFET whose geometry is shown in Fig. 5.2. This
is a DG-MOSFET with a 5 nm thick Si body and 1 nm thick SiO2 gate
oxide. A metal gate with work-function 4.61 eV is used. The source
and drain extensions are each 10 nm long and are n-type doped to
1.2×1020 cm−3. The channel is considered undoped with a residual
doping of 1.2×1015 cm−3. Two different channel lengths (Lc =10 nm,
100 nm, and six different gate lengths (LG/Lc =0.1, 0.3, 0.5, 0.8, 0.9 and 1)
were simulated.
ChannelS D
Gate
LG
5 nm
Lc
1 nm
Figure 5.2: Geometry of the partially gated symmetric DG-MOSFET used for the Monte-
Carlo simulations. The channel length Lc is the length of the semiconductor between
the source and drain junctions. The gate length LG is the length of the channel cov-
ered by the metal gate. This structure was simulated for LG/Lc =0.1, 0.3, 0.5, 0.8, 0.9
and 1
Multi-Subband Ensemble Monte-Carlo (MSB-EMC) simulations con-
tributed by the Nanoelectronics Research Group at University of Granada,
Spain, were used to study the electrostatics and transport.2 The devices 2. The Monte-Carlo simu-
lator is described briefly in
Appendix A.were made artificially ballistic by turning off all the scattering mecha-
nisms in the channel region. The electrons are completely thermalized
in the source and drain regions, i.e., they scatter in these regions while
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they travel ballistically through the channel. In the semiclassical pic-
ture, depending on the respective bias voltages, the electrons can be
visualized as being injected from the source and drain terminals. Under
the influence of the applied electric field these injected electrons drift
scatter-free but can be reflected at any potential barriers that they en-
counter. The reflected electrons are collected by the injecting terminal
whereas the rest of the electrons are collected at the opposite terminal.
Several quantities of interest like the electrostatic potential, electron
density, average electron velocity etc. can be obtained as a result of
these simulations.
5.4 Simulation results
In the following discussion we refer to the channel length Lc as the
length of the semiconductor between the source and drain junctions
while the gate length LG is the length of the channel covered by the metal
gate and is not necessarily equal to Lc. The x coordinate refers to the
direction along the channel from the source to drain; the y coordinate
refers to the direction between the gates.
5.4.1 Comparison between dierent gate lengths
Fig. 5.3 shows the potential and charge profiles at the center of the
channel (y = 0) in the 100 nm and 10 nm channels for different par-
tial gate lengths. The potential and charge profiles in the two devices
with different channel lengths seem to be markedly different from each
other. Even for a given channel length, Lc, devices with different gate
length fraction, LG/Lc, show different profiles; the differences amongst
the 100 nm devices being more pronounced than between the 10 nm
ones.
To understand the observed behavior let us consider the gated and the
non-gated parts of the channel separately. Because of the presence of
the gate, the potential in the gated part of the channel is governed by
the 2-D Poisson’s equation
∂2ψ
(
x, y
)
∂x2
+ ∂
2ψ
(
x, y
)
∂y2
= qn(x, y)
εsi
, (5.17)
while in the non-gated part only the 1-D Poisson’s equation
∂2ψ
(
x, y
)
∂x2
= qn(x, y)
εsi
(5.18)
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(a) (b)
(c) (d)
Figure 5.3: The potential and carrier density profile at the center of the channel (y = 0) obtained through Monte-
Carlo simulations of 100 nm and 10 nm partially gated devices. The bars on the top show the gate length corre-
sponding to the plot of the same color
applies. The term n(x, y) primarily includes charge contributions from
the mobile charge which is injected from the source because the chan-
nel is practically undoped.
Similar to the vacuum tubes, where the space-charge results in the
potential profiles observed in the tube (especially the potential barrier
near the cathode) [70], the potential profiles observed in the MOSFETs
considered here are caused by the space-charge that is injected from
the source.3 3. It must be borne in mind
that the potential,ψ(x, y),
and the charge density,
n(x, y), at any point in the
channel, result from a self-
consistent solution of electro-
static (Poisson-Schrödinger)
equations and the transport
equations. We use cause-
eect arguments to aid expla-
nation.
Now, in Fig. 5.3 we observe that the carrier density n(x, y) is uniform
along the non-gated region i.e., n(x, y)= n, so, the solution to (5.18) is
of the form
ψ(x)= qn
2εsi
x2+ c1x+ c2, (5.19)
where c1 and c2 are constants determined by the boundary condi-
tions. Evidently, the electrostatic potential in the non-gated part takes a
parabolic shape. The height of the peak of the potential is proportional
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to the length of this region. Therefore, a longer non-gated region (small
LG) implies a larger parabolic potential barrier for the electrons, as can
be confirmed in Fig. 5.3(a).
In Fig. 5.3(a) we also observe that, for the long-gate device with gate
length 90 nm, the magnitude of the potential maximum in the non-
gated region is small, yet slightly larger than the potential peak at the
virtual-source in the gated part. This means that the electrons injected
from the source with energies much higher than the top of the virtual-
source peak (the first potential barrier) would be able to cross this
second barrier, but a small fraction of electrons with energy just near
the top of the first barrier would be reflected back at this second one.
In contrast, when the gate length is 30 nm (short-gate), the second bar-
rier is much higher than the first one. Thus, a significant portion of
the electrons would be reflected here with only a small fraction of the
electrons (with energies much higher than the top of the second barrier)
that would be able to cross over to the drain. Because of these reflected
electrons, the electron density in the gated region of the short-gate de-
vice is higher than in the long-gate one, while the density of the injected
electrons would be the same in both the cases. This explains the differ-
ence in electron densities between the short-gate and long-gate cases
seen in Fig. 5.3(b).
In Figs. 5.3(c) and 5.3(d) we observe that the potential and carrier density
profiles at various gate lengths in the 10 nm channel are different as
well, though the differences are much less pronounced than for the
100 nm device. Because of the very short length of the non-gated region,
the magnitude of the parabolic potential (5.19) does not reach a high
value, and it always remains lower than the potential barrier in the gated
region, i.e., unlike the 100 nm device there is no second potential barrier
in the 10 nm device.
5.4.2 Comparison at dierent gate voltages
Since we are interested in understanding the role of the gate, naturally,
our next curiosity is to observe the effect of the gate voltage at the dif-
ferent partial gate lengths. Fig. 5.4 shows the comparison of potential
and carrier density values (at the center of the channel) at two different
gate voltages, VG = 0.6V and VG = 1V , for the long-gate 100 nm
and 10 nm. As we would normally expect,4 at VG = 0.6V the first poten-4. A higher applied voltage
on the gate is expected to
push the virtual-source
potential barrier lower.
tial barrier near the source is significantly higher than that at VG = 1V,
resulting in much lower carrier density in the channel in the 100 nm
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(a) (b)
(c) (d)
Figure 5.4: Comparison of the (a), (c) potential profiles and (b), (d) carrier density profiles, at the center of the
channel, at two dierent gate voltages in the long-gate 100 nm and 10 nm devices
device (Fig. 5.4(a)). A notable difference is the absence of the second
potential peak in the long-gate device at VG = 0.6V, which can be at-
tributed to the self-consistent solution of the potential and the charge
in the gated region which results in a potential value which is higher
than that of the peak that would have appeared in the non-gated region.
Similarly, for the 10 nm device too, a higher gate voltage causes a lower
channel potential and higher carrier density as seen in Fig. 5.4(c).
For the short-gate case, shown in Fig. 5.5, we observe something quite
interesting. Contrary to expectation, in short-gate 10 nm device, VG =
1V does not manage to push the potential at the virtual-source below
its value at VG = 0.6V (see Fig. 5.5(c)). In addition, throughout the rest
of the channel the VG = 1V curve is higher than the VG = 0.6V curve
. The fact that such a behavior is not observed for the 100 nm device
in Fig. 5.5(a) indicates that due to the short channel and the short gate
length, the drain exerts a strong influence on the channel electrostatics
in the 10 nm device, and that control of the gate is diminished. This
can be confirmed by looking again at the potential profile in Fig. 5.5(c),
where we remark that the potential profiles in the ungated part of the
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(a) (b)
(c) (d)
Figure 5.5: Comparison of the (a), (c) potential profiles and (b), (d) carrier density profiles, at the center of the
channel, at two dierent gate voltages in the short-gate 100 nm and 10 nm devices
channel are more linear than parabolic. This implies that in (5.19)5
the term c1x is dominant over the
qn
2εsi
x2 term (where the constant c1
5. ψ(x) = qn2εsi x
2 + c1x + c2
depends on the the drain and source voltages), indicating a stronger
influence of the drain on the electrostatics in the 10 nm channel. This
influence of the drain is more pronounced when the gate voltage is low
(e.g. VG = 0.6V) and cannot compete with the drain voltage. On the
other hand, in the 100 nm channel, the potential profile in the ungated
part is predominantly parabolic even at a low gate voltage implying that
the electrostatics is dependent on the channel charge which in-turn, is
determined the electrostatics in the gated region controlled by the gate
terminal.
At this point, we must recall the discussion from Section 5.2, especially
Fig. 5.1 that shows the channel variation of the potential in a ballistic
device, calculated analytically assuming the device behaves as a gateless
vacuum tube. Comparing Fig. 5.1 with the potential profiles of 100 nm
and 10 nm devices shown in this section, we see that the former curve
resembles the profiles of the 10 nm device but there is no similarity with
the profiles of the 100 nm one. We can then reasonably conclude that
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whether a ballistic MOSFET behaves as a vacuum tube or not depends
on its channel length (which determines whether the gate or the drain
controls the channel), but definitely not simply on the fact that the
transport in it is ballistic.
5.4.3 Comparison of drain currents
In Fig. 5.6, we show the ID-VG characteristics of the 100 nm and 10 nm
devices, each with two different lengths of the partial gate. Given that
(a)
(b)
Figure 5.6: ID−VG characteristic for two dierent gate lengths of 100 nm and 10 nm
devices. Two dierent linear scales are used on the ID axis in (b)
the drain current density, given by (5.1),6 is directly proportional to 6. ID = qn(x)υ(x)
the carrier density, and that the carrier density in the 100 nm long-
gate device is much higher than that in 100 nm short-gate (compare
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Figs. 5.4(b) and 5.5(b)), the ID-VG behavior of the 100 nm in Fig. 5.6(a)
is expected: the drain current density for the long-gate case is two
orders of magnitude higher than that of the short-gate case .
The behavior of the 10 nm is very different: firstly, the drain current
densities of long-gate and short-gate cases are similar in magnitude and
secondly, the short-gate device has a higher current than the long-gate
one for all gate voltages up to 0.75 V. Although, the similar magnitudes
of drain current in the two cases can be explained by comparing the
carrier densities in the channel (which are also of similar order of mag-
nitude), the carrier densities do not serve to explain the behavior at low
gate voltages. To search for an explanation, we must look at the second
term, υ(x), in (5.1).
The velocity υ(x) of ballistic electrons at a point x (x > 0) in the channel
is given by
υ(x)=
√
−2q
m
(
ψ(x)−ψ(0))+υ(0)2, (5.20)
where x = 0 is the location of the top of the virtual-source. It is evident
that the carrier velocity at any point x depends on the difference of the
channel potential at that point to the potential at the virtual source. So,
if we compare the channel potentials for the long-gate and short-gate
cases at VG =0.6 V and 1 V, which we show in Figs. 5.7(a) and 5.7(b)
respectively, we can deduce the behavior of the average velocity in the
respective cases. In Fig. 5.7(a) we clearly observe that, for VG = 0.6V,
the gradient of −ψ(x) for the short-gate case is higher than that of
the long-gate case implying that a higher average carrier velocity for
the former. This is indeed what we observe in Fig. 5.7(c). For VG = 1V
however, the situation inverses and the gradient of the potential is
higher in the long-gate device, implying a higher velocity in this case,
as can be seen in Fig. 5.7(d). Evidently, this behavior of the υ(x) term
in (5.1) is the reason that drain current density is higher for the short-
gate device at low gate voltages, and for the long-gate one at high gate
voltages.
From the discussion above it might seem that a short-gate short-channel
device can be advantageously used at low gate voltages since it affords
a higher drain current than its long-gate counterpart, however, we must
note that this device, even though offering a higher current has a much
lower gate transconductance (the slope of ID-VG curve is less than that
of the long-gate one).
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(a) (b)
(c) (d)
Figure 5.7: Comparison of the channel potential and average electron velocity in the channel of the 10 nm device
for the long-gate and short-gate cases at VG =0.6 V and 1 V
5.5 Gradual channel approximation in ballistic MOSFETs
A fundamental assumption in most analyses of conventional long chan-
nel MOSFETs is the gradual channel approximation (GCA). According to
GCA, the vertical electrical field in the channel (exerted by the gate) is
much higher than the longitudinal field, implying that the gate exclu-
sively controls the electrostatics in the channel.
By the means of an analytical derivation it has been shown in literature
[57] that GCA fails in a ballistic MOSFET. Looking back at our discussion
in the preceding sections, we understand that this claim cannot be
broadly applied to all ballistic MOSFETs. The potential profiles in the
channels of long channel ballistic devices (100 nm) are completely flat
throughout most of the channel implying the longitudinal field is much
lower (practically 0) than the vertical field and hence GCA is not invalid.
In our opinion, the incorrect result that GCA is invalid in ballistic devices
[57] originates from a wrong mathematical analysis.
As the first step in their analysis, the authors write the carrier velocity in
69
Understanding the electrostatics in ballistic MOSFETs
the channel (not specifically ballistic) as
υ(x)=
√
υ(0)2+b(x) 2q
m
(−ψ(x)) (5.21)
with b(x)
(
0≤ b(x)≤ 1) being a coefficient that quantifies the fraction of
potential energy converted to kinetic energy (i.e., not lost due to scatter-
ing). In fact, the energy conservation equation in a more fundamental
form would be written as
mυ(x)
∂υ(x)
∂x
= b(x)
(
−q ∂ψ(x)
∂x
)
. (5.22)
Integrating both sides, we obtain
m
x∫
0
υ(x)∂υ(x)=−q
x∫
0
b(x)∂ψ(x) (5.23)
1
2
m
(
υ(x)2−υ(0)2)= q(b(0)ψ(0)−b(x)ψ(x))+q x∫
0
ψ(x)∂b(x). (5.24)
Comparing (5.21) and (5.24) we see that (5.21) corresponds to the latter
if we take ψ(0)= 0 and
q
x∫
0
ψ(x)∂b(x)= 0 (5.25)
which holds if
∂b(x)= 0 (5.26)
implying
b(x)= constant.
The authors claim that with the assumption of GCA, for (5.21) to be
physically valid b(x) needs to be a monotonic increasing function of x
and since, for a ballistic device b(x)= 1, i.e., a constant, GCA does not
hold. On the other hand, we have just shown that beginning from a
more fundamental starting point (5.22), to obtain (5.21), b(x) needs to
be a constant irrespective of GCA.
The error in the authors’ analysis lies in writing the energy conservation
equation directly as (5.21). In this form, the parameter b(x) quantifies
some fraction of the potential ψ(x), and not the fraction of potential
energy, converted to kinetic energy as intended by the authors. To
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illustrate this, instead of (5.22) we now write
mυ(x)
∂υ(x)
∂x
=−q ∂
(
b(x)ψ(x)
)
∂x
, (5.27)
m
x∫
0
υ(x)∂υ(x)=−q
x∫
0
∂
(
b(x)ψ(x)
)
, (5.28)
and obtain
1
2
m
(
υ(x)2−υ(0)2)= q(b(0)ψ(0)−b(x)ψ(x)) (5.29)
which is the same as (5.21) (assuming ψ(0)= 0).
Therefore, we believe that the claim that GCA is not valid in ballistic MOS-
FET [57] has been made on the basis of a flawed analytical derivation.
The analytical result closer to physics, given by (5.24), does not sub-
stantiate this claim. Moreover, the flat potential profiles in the longer
channel ballistic devices negate this claim. We believe that the failure of
GCA is not a consequence of ballistic transport, rather a consequence of
the short channel lengths, irrespective of diffusive or ballistic transport.
5.6 Conclusion
To gain a better understanding of the mutual influence of the elec-
trostatics and transport in ballistic MOSFETs we studied the results of
Multi-Subband Monte-Carlo simulations performed on partially gated
ballistic double-gate MOSFETs. By the use of partial gate geometries
we were able to construct both 1-D and 2-D electrostatic structures in
the same device. This enabled us to see the effects of gate and drain
terminals on the channel electrostatics in isolation of each other.
We had started by inquiring about the role that the gate plays in influenc-
ing the electrostatics, the transport and eventually the drain current in a
ballistic MOSFET. From the results of the simulations and the discussion
above, we infer that in the ballistic MOSFETs, like in the conventional
diffusive MOSFETs, which of the terminals– the gate or the drain– has the
dominating control on the channel electrostatics is determined by the
channel length. In the 100 nm device, the gate almost exclusively con-
trols the channel electrostatics, whereas in the 10 nm device, the gate
gives up the control of the channel electrostatics to the drain, retaining
control only near the source (around the virtual-source). Although, this
seems like a textbook description of short-channel effects, there is no
a-priori reason to expect the same in ballistic MOSFETs. As discussed
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in Section 5.2, unlike diffusive transport, ballistic transport does not
depend on the local quasi-Fermi potential in the channel. Hence, the
short-channel effects affecting the local potential could not be expected
to influence the transport. As such, the drain current in a ballistic MOS-
FET is expected to be independent of the channel length [40]. However,
through this work, we have shown that it is indeed not the case; the
channel length directly affects the electrostatics in the channel which
in-turn affects the magnitude of the drain current.
We observed that the gate is indispensable in the long-channel (100 nm)
device to suppress the potential barrier created by the channel space-
charge, whereas in the short-channel (10 nm) device, a gate long enough
to suppress the barrier near the source was adequate because the drain
controlled the potential in the rest of the channel. In this respect, the
10 nm device with a partial gate can be considered akin to a vacuum
tube with the gate serving as the charge-control, but not the 100 nm
one. Therefore, we can conclude that the gate-control only at the virtual-
source, and its apparent lack through the rest of the ballistic channel,
is not due to the ballistic nature of transport but only due to the short
channel length.
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6A simple, scalable model for channel
charge and potential in quasi-ballistic
nanoscale MOSFETs
In this chapter, we present an analytical semi-empirical model of the
profile of the channel charge and potential in quasi-ballistic double-
gate MOSFETs. The charge model is based on the premise of separating
the charge density in the quasi-ballistic channel into two hypotheti-
cal components – one that is exclusively ballistic (collision-free), and
the other, a collision-dominated component – but which are governed
by the same electrostatics. Using the proposed charge model, and
the double-gate MOSFET electrostatics, an analytical expression for the
channel potential is derived which, like the charge model, is continuous
between the diffusive and ballistic regimes.
6.1 Quasi-ballistic devices
EVEN though it remains unclear whether 100 % ballisticity can beachieved at room temperature in nanoscale silicon devices [58,
72], there is no doubt that such devices are quasi-ballistic, e.g., it has
been demonstrated through simulations that even in a 200 nm device,
a significant population of charge carriers injected from the source
reaches the drain ballistically [73]. Of course, the exact definition of a
quasi-ballistic device would imply such a device whose channel length
is comparable to the carrier mean free path [25], however, as is common
in the literature, we use the term to denote any device in which non
negligible ballisticity can be detected, irrespective of the channel length.
The quasi-ballistic devices lie on the continuum between the ballistic
and the diffusive devices, and pose their own challenges to compact
modeling: neither the ballistic models (which do not account for scatter-
ing [40]), nor the conventional drift-diffusion models (which do not take
the non-local off-equilibrium nature of ballistic transport into account),
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are directly applicable. Evidently, a model for the quasi-ballistic devices
would have to account for both collision-free and collision dominated
transport thus remaining continuous between the ballistic and diffusive
regimes. As discussed in Chapter 3, several models for quasi-ballistic
MOSFETs based on different approaches have been proposed in the
literature: backscattering coefficient based [46, 67], scattering matrix
based [68], chain of ballistic MOSFETs [59, 60] and virtual-source based
[56, 57]. These and other models are based on the carrier flux trans-
port over a barrier picture [44, 45], where the source-channel potential
barrier plays an important role. However, the shape of the potential
in the rest of the channel is generally approximated through parabolic
[57, 74] or higher-power polynomial [46] functions. Though these poly-
nomial functions approximate the channel potential profiles in the
short-channel quasi-ballistic devices fairly well, they would not be able
to model the potential profiles that are rather flat (constant potential)
[40, 54], in the longer channel yet predominantly ballistic devices.
In this chapter, we propose a semi-empirical analytical model of the
channel charge using which an analytical model for the channel poten-
tial is derived.
6.2 Device templates andmonte-carlo simulation
As in Chapter 5, the symmetric double-gate (DG) MOSFET structure is
used for the analyses and discussion in this chapter. The geometry of an
idealized device, shown in Fig. 6.1, consists of 5 nm thick silicon body
and 1 nm thick SiO2 gate oxide. A metal gate with work-function 4.61 eV
is used. The source and drain extensions are each 10 nm long and are
n-type doped to 1.2×1020 cm−3. The channel is considered undoped
with a residual doping of 1.2×1015 cm−3. Two different channel lengths,
10 nm and 100 nm, are studied to evaluate the effect of channel length
on the electrostatic potential profile.
ChannelS D
Gate Oxide
Gate Oxide
5 nm
L
1 nm
x
y TSi2
-TSi2
Figure 6.1: Geometry of the symmetric DG-MOSFET used for the Monte-Carlo simula-
tions
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(a) (b)
Figure 6.2: Ratio of ballistic carriers to the total number of carriers along the channel in 100 nm and 10 nm devices
The same Multi-Subband Ensemble Monte-Carlo (MSB-EMC) simula-
tion approach as described in Chapter 5 is used here. To compare the
effects between diffusive and ballistic scenarios, the 10 nm and 100 nm
devices are rendered artificially ballistic by turning off all the scattering
mechanisms in the channel but letting the charge carriers (electrons)
thermalize completely in the source and drain regions. On application
of suitable bias voltages on the source, drain and gate terminals, the
electrons are injected from the source into the channel where they un-
dergo consecutive scatter-free random walks before being collected at
the drain. The electrons do not scatter with each other or phonons but
they can backscatter at a potential barrier.
6.3 The channel charge
The model of the channel charge that we will develop in this section
is based on the premise that while traversing the channel in a quasi-
ballistic device, a fraction of the carrier population injected from the
source would remain ballistic, i.e., it would reach the drain while having
encountered exactly zero scattering events. This has been demonstrated
for 200 nm devices [73] and for 25 nm devices [47]. Through our own
simulations on 10 nm and 100 nm devices, as shown in Fig. 6.2, we
observe that the ratio of ballistic carriers to the total number of carriers
decreases monotonically from the source to the drain,1 but it has a non- 1. The slight increase in the
number of ballistic carriers
at the drain end, seen espe-
cially at low values of VD, is
due to the carriers injected
from the drain.
zero value at the drain end. This implies that even though the number of
carriers scattered in the channel increases progressively from the source
to the drain, a certain minimum number of carriers travel scatter-free
from the source to the drain. This minimum number of ballistic carriers
has to be a constant through the channel, being equal to number of
ballistic carriers collected at the drain, because any carrier that has
encountered even one scattering event cannot be considered ballistic.
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(a) (b)
(c) (d)
Figure 6.3: Carrier density profile along the center of the channel for 200 nm, 100 nm, 30 nm and 10 nm quasi-
ballistic devices
We propose to model the carrier density in the channel n(x) in a similar
way, as a sum of two components – an intrinsically ballistic2 component2. The percentage of car-
riers which are ballistic
at the drain end is called
intrinsic ballisticity [75].
nb whose magnitude remains constant throughout the channel and
a diffusive component nd (which includes the carriers which are bal-
listic at the beginning but scatter later) whose magnitude is position
dependent – such that
n(x)= nb+nd(x). (6.1)
In a diffusive device the x dependence of n can be described through
the quasi-Fermi potential defined locally at each point in the channel.
On the other hand, in the presence of ballistic transport (which is non-
local and off-equilibrium [28]), the definition of a local quasi-Fermi
level has no meaning[59]. Therefore, we account for the x dependence
of nd(x) semi-empirically as following:
n(x)= nb+nd0
(
1− 2 x
2
L2
)
. (6.2)
76
6.3. The channel charge
Here, nd0 is the magnitude of the carrier density at the source excluding
the density of the carriers which remain ballistic and L is the channel
length. We note upfront that (6.2) would not be valid in close proximity
of the source and drain extensions where, as can be seen in Fig. 6.3
(especially evident in Figs. 6.3(c) and 6.3(d)), the carrier density varies
rapidly between the doping density in the source/drain extensions and
the carrier density in the channel. In the vicinity of source/drain, this
gradient of carrier density can be modeled using decaying exponential
functions, with a decay factor characterized by the Debye length of
electrons in the channel, and an expression for carrier density that is
continuous from the source/drain into the channel can be obtained.
We discuss this further in Section 6.6.
Now, we define a parameter β as
β= nb
nb+nd0
, (6.3)
using which, we can rewrite (6.2) as
n(x)= nb
β
(
1− (1−β)2 x2
L2
)
(0<β≤ 1). (6.4)
In a fully ballistic device, β= 1, therefore, the charge density is
n(x)= nb (ballistic), (6.5)
whereas for a diffusive device, β→ 0 and nb → 0, therefore from (6.2),
n(x)= nd0
(
1− 2 x
2
L2
)
(diffusive). (6.6)
Eq. (6.4) can thus describe the carrier density from that in a fully bal-
listic device to that in a diffusive (quasi-ballistic) device, in a scalable
manner, using the parameter β. The validity of (6.5) that predicts the
constant carrier density for the ballistic devices can be questioned; like
in the diffusive devices, the carriers achieve high velocities very close to
the drain and hence, to maintain current continuity, the carrier density
should drop. That is why, it is necessary to emphasize that the separa-
tion of carrier densities into two components, as done in (6.1), is simply
a conceptual formulation and we do not attempt to physically associate
the two components to real ballistic and diffusive populations in the
device. The degree of accuracy would be a priori expected to be low
near the source and drain ends.
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(a) (b)
Figure 6.4: Comparison of the carrier density profile along the center of the channel between the ballistic and
quasi-ballistic cases in 100 nm and 10 nm devices
To determine nb, we recall from (6.3) and (6.4) that the carrier density
at the source is
n(0)= nb
β
= nb+nd0 , (6.7)
which constitutes the carriers which remain ballistic throughout the
channel (nb) and the carriers which are ballistic initially but scatter later
(nd). This carrier density at the source can be calculated as a sum of two
separate carrier populations, one that is in equilibrium with the source
and the other that is in equilibrium with the drain [59]:
n∗(0)= 2Ceff UTW
(
1
2
e
VG−VS−VT
UT + 1
2
e
VG−VD−VT
UT
)
, (6.8)
n∗(0) being the carrier density per unit area at the source. In (6.8)W (· · ·)
is the Lambert-ω function and Ceff, VT and UT are the effective gate
capacitance, threshold voltage and thermal equivalent voltage (kT/q),
respectively. Assuming a uniform carrier distribution between the gates,
we can determine nb for the double-gate ballistic MOSFET as:
nb =βn(0)=β
n∗(0)
Tsi
. (6.9)
In Fig. 6.3, we show the comparison of the analytical model of the
carrier density, given by (6.4), with the carrier density obtained from
Monte-Carlo simulations (in the center of the channel, i.e., y = 0), for
four different devices with channel lengths 200 nm, 100 nm, 30 nm and
10 nm. Using β as a parameter we obtain a good match between the
model and the simulations at different values of VD. The curves of
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the analytical model do not extend right upto the source and drain
boundaries because (6.4) does not take into account the charge spillover
from the source and drain which extends several nanometers into the
channel. While this spillover region is quite negligible in longer devices,
we remark that in the 10 nm one it consumes about two-thirds of the
channel. It must be pointed out that in addition to β, a slight adjust-
ment of Ceff in (6.8) was required to obtain the fit of model with the
simulations at different values of VD, while a constant value of thresh-
old voltage VT = 0.65V was used. Fig. 6.4 shows the comparison of
the carrier density profile along the center of the channel between the
ballistic (all scattering mechanisms turned off in the simulations) and
quasi-ballistic cases in 100 nm and 10 nm devices. By varying the value
of the parameter β, both the quasi-ballistic and ballistic cases can be
captured.
6.4 The parameter β
To understand the meaning of β better, we evaluate (6.4) at x = 0, result-
ing in
nQB(0)= nb
β
(6.10)
for a quasi-ballistic device, and in
nB(0)= nb (6.11)
for a fully ballistic device for which β = 1. From (6.10) and (6.11) we
can interpret β to be a measure of the excess charge at the source end
of a quasi-ballistic device, as compared to the amount of charge this
same device would have had, had it been fully ballistic. In other words,
a quasi-ballistic device would have 1/β (0 < β ≤ 1) times more charge
at the source end than an identical ballistic device, at the same bias
conditions.
At a given bias, we would expect a shorter device to be more ballistic
than a longer one: β for the shorter device would be greater than that
for the longer one.
In addition, ballisticity is dependent on the applied biases [48] as can
be seen in Figs. 6.2 and 6.3. It is interesting to note that in Fig. 6.3, we
need a higher value of β to fit the carrier density curves at lower Vds,
implying higher ballisticity at such bias. This might seem surprising at
first, especially considering the results of various studies (e.g., [47, 49])
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(a) (b)
Figure 6.5: Ratio of ballistic carriers to the total number of carriers along the channel in 100 nm and 10 nm devices
which demonstrate that the backscattering probability is higher at lower
values of VDS. It is true that at low VDS, the potential barrier for the
carriers traveling backwards towards the source is low, and hence, the
probability of backscattered carriers returning to the source is high, as
is evident in the studies that evaluate the backscattering coefficient
at the virtual source. But, beyond the virtual source, deeper into the
channel, the scattering probability decreases, precisely because at low
VDS, the carriers cannot gain enough energy to emit an optical phonon,
optical phonon scattering is suppressed and acoustic phonon scattering
is dominant [40]. As discussed by Sano [76], the overall scattering rate is
diminished at low electron energies when acoustic phonon scattering
is the dominant scattering mechanism.3 Evidence for this can be seen3. “if elastic acoustic
phonon scattering is the
only dominant scatter-
ing, the scattering rate ap-
proaches to zero as elec-
tron energy diminishes.”
in Fig. 6.5, (which is a reproduction of Fig. 6.2 and shows the ratio of
carriers that have encountered no scattering to the total number of
carriers) we make the comparison of the ballisticity at low and high VDS.
We observe that near the source, the number of ballistic carriers is higher
at high VDS, as we would expect based on the analyses of backscattering
coefficient at the virtual source. However, we also observe that the two
curves cross over at about x/L = 0.3, and the number of ballistic carriers
remains higher for low VDS, right upto the drain. Moreover, as shown
by other researchers [50], and as seen through our own simulations in
Fig. 6.6, at low VDS, the carrier density profile for the diffusive case is
very close to the one in which all the scattering is turned off, therefore
leading us to believe that carrier density profiles at low VDS appear
highly ballistic. Thus, for a given quasi-ballistic device, we would expect
higher values of β at low VDS and vice-versa.
We have not been able to develop an analytical model to account for
the length and bias dependence of β, so, for our purposes we use it as a
fitting parameter.
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(a) (b)
Figure 6.6: Comparison of the carrier density profile along the center of the channel between the ballistic and
quasi-ballistic cases in 100 nm and 10 nm devices for small VD
6.5 The channel potential
We start with the Poisson’s equation that needs to be solved with appro-
priate boundary conditions to obtain the potential ψ
(
x, y
)
:
∂2ψ
(
x, y
)
∂x2
+ ∂
2ψ
(
x, y
)
∂y2
= q n(x, y)
εsi
, (6.12)
where, q and n(x, y) are the electronic charge and the carrier (electron)
density, respectively. We assume a general parabolic shape in the y
direction (perpendicular to the gates) to eventually simplify the 2-D
Poisson’s equation to a quasi 1-D equation [77, 78]. Using the boundary
conditions –
∂ψ(y)
∂y
= 0 at y = 0 (channel center), (6.13a)
ψ=ψs(x) at y =±Tsi
2
and (6.13b)
εox
VG−Vfb−ψs(x)
Tox
= εsi ∂ψ(y)
∂y
∣∣∣
y=±Tsi/2
(6.13c)
where εsi and εox are the dielectric constants of silicon and silicon diox-
ide respectively, VG is the applied gate voltage, Vfb is the flat-band volt-
age, Tox and Tsi are the respective thicknesses of the oxide and silicon
layers, andψs(x) is the surface potential which varies along the channel
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depending on the applied voltages – we obtain:
ψ
(
x, y
)=−εox
(
T 2si−4y2
)(
V
′
G−ψs(x)
)
4εsiToxTsi
+ψs(x), (6.14)
where V
′
G = VG−Vfb. Evaluating ψ(x, y) at y = 0 we obtain the center
potential ψc(x), using which we can rewrite (6.14) as
ψ
(
x, y
)=−
(
T 2si−4y2
)(
V
′
G−ψc(x)
)
8λ2
+
(
κ2−1
)
V
′
G+ψc(x)
κ2
,
(6.15)
where
κ2 = 1+ εoxTsi
4εsiTox
and (6.16a)
λ2 = εsiTsiTox
2εox
κ2. (6.16b)
Using (6.15) in (6.12) and evaluating at the center of the channel, the
Poisson’s equation becomes
∂2ψc(x)
∂x2
+ V
′
G−ψc(x)
λ2
= q n(x)
εsi
, (6.17)
which can be solved with the boundary conditions
ψc(0)=VS (6.18a)
ψc(L)=VD, (6.18b)
to obtain the center potential:
ψc(x)=VD ξx+VS ξL−x+V
′
G
(
1−ξx−ξL−x
)
− qλ
2
εsi
(
n(x)−n(L)ξx−n(0)ξL−x
)
+ qλ
4
εsi
4nb
(
1−β)
βL2
(
1−ξx−ξL−x
)
.
(6.19)
Here, n(x) is the carrier density as defined by (6.4), and n(0) and n(L)
are the values of n(x) evaluated at the source and the drain, respectively,
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n(0)= nb
β
(6.20a)
n(L)= nb
β
(
2β−1), (6.20b)
and the terms ξx and ξL−x are defined as following:
ξx = e
x/λ−e−x/λ
eL/λ−e−L/λ (6.21a)
ξL−x = e
(L−x)/λ−e−(L−x)/λ
eL/λ−e−L/λ . (6.21b)
In (6.19), the factor λ, called the natural length of the double-gate SOI
MOSFET [78] (defined in (6.16)), characterizes the distance over which
the source and drain terminals influence the channel. The terms ξx
and ξL−x, and consequently VD ξx and VS ξL−x in (6.19), decay rapidly
(with the decay factor λ) on moving away from the drain and source
respectively. For the device dimensions under consideration in this
chapter λ= 3.26nm, which is negligible in the long channel devices but
not in the very short channel (e.g., 10 nm) devices, implying that the
channel potential in the short devices would be significantly affected by
the drain and source voltages even towards the middle of the channel.
The compact form of (6.19) permits us to see the individual contribu-
tions of the applied voltages, VD, VS and VG, to ψc more easily. The
first, second and third terms are the contributions of the applied drain,
source and gate voltages, respectively, weighted by the exponential
factors defined in (6.21). The term n(x) depicts a parabolic variation
of ψc(x) through (6.4), which could serve as a basis for the parabolic
approximations of the channel potential profile generally assumed for
the analyses of nanoscale transistors, as discussed in the Introduction.
It should be kept in mind that the carrier density terms in (6.7) are
themselves dependent on the applied drain, source and gate voltages
through (6.8). In Fig. 6.7 we see that the model of (6.19) corresponds
well with the simulations on 100 nm and 10 nm devices. Note that (6.19)
is expected to be least accurate in the proximity of source/drain exten-
sions because, as mentioned in Section 6.3, the expression for n(x) in
(6.4), which is in turn used in deriving (6.19), does not account for the
carrier density profile near the source/drain extensions.
In the same way as (6.4) models the carrier density between the quasi-
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(a) (b)
Figure 6.7: Potential profile along the center of the channel in 100 nm and 10 nm quasi-ballistic devices, for dier-
ent values of applied gate voltage VG. The dashed lines extend the analytical model beyond the expected range of
validity of (6.19)
ballistic and ballistic devices in a continuous manner, (6.19) models
the channel potential between the two. It predicts the flat potential
profile in the longer channel ballistic devices. In the fully ballistic case
for which β= 1 in (6.19), the last term disappears. Also, the x2 depen-
dence in n(x) vanishes (according to (6.4)). As discussed above, the ξx
and ξL−x terms decay in the channel away from the source and drain
proximity. Consequently, VD ξx and VS ξL−x terms are negligible, and
(1−ξx−ξL−x) ≈ 1, a few nanometers away from the drain and source.
This leaves only the term V
′
G+ (q/εsi)λ2nb, a constant, to shape ψc(x) in
the middle regions of the channel. On the other hand, the ξx and ξL−x
terms are non-negligible even in the middle of the channel of the very
short ballistic devices, thereby influencing the shape of ψ(x) which is
not flat anymore. The potential profile of the 10 nm fully ballistic device
is markedly different from that of the 100 nm device, as can be seen in
Fig. 6.8. In Figs. 6.7 and 6.8, the potentials profiles are quite insensi-
tive to the value of β at VG = 0.5V, because for VG < VT, the potential
shape is largely determined by the first three terms in (6.19) that are
independent of β.
6.6 The source and drain junctions
The analyses in the previous sections did not consider the source-
channel and the drain-channel interfaces. As mentioned in Section 6.3,
the carrier density has a gradient from the n+ source and drain exten-
sions into the undoped channel. We could not find much literature
on the analyses of such junctions. The carrier density gradient at the
junctions, which spans a length of the order of a 1 nm to 3 nm, is nor-
mally neglected in device analyses, probably due to its very short length.
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(a) (b)
Figure 6.8: Potential profile along the center of the channel in 100 nm and 10 nm fully ballistic devices, for dierent
values of applied gate voltage. The dashed lines extend the analytical model beyond the expected range of validity
As shown in Figs. 6.3 and 6.4, the charge gradient from the source and
drain edges can consume as much as two-thirds of the channel, and
obviously, this will not be negligible in short-channel devices like the
10 nm one. It should be mentioned here that modeling such a junction
in a MOSFET is not trivial due to the following reasons:
1 To obtain a solutions for the carrier density and potential, Poisson’s
equation will need to be solved self-consistently with the current con-
tinuity equation and Boltzmann or Fermi-Dirac statistics and, in the
general case, an analytical solution cannot be found.
2 While only 1-D Poisson’s equation would apply in the extension regions,
the 2-D equation would have to be used in the channel region, further
complicating the problem.
3 The gate would exert its influence through a fringing field that would
not be negligible because of the small device dimensions.
To circumvent the complications listed above, here we attempt to model
the junctions semi-empirically.
In a homo-junction of an undoped semiconductor with a heavily doped
contact, the contact region spills electrons into the undoped region
[79]. Even in a ballistic device, where the electrons in the channel are
not in local equilibrium, due to the scattering dominated source/drain
junctions, there will be local equilibrium in the respective spillover
regions. Using Fick’s law, we can define a diffusive current density J that
will cause the flux of the electrons from the n+ region to the undoped
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one:
J =−D ∂n(x, t )
∂x
, (6.22)
so that,
∂J
∂x
=−D ∂
2n(x, t )
∂x2
, (6.23)
where D is the diffusion constant.
Now, similar to the relaxation time approximation, used in the Boltz-
mann transport equation for the scattering dominated semiconductors,
we can approximate that electrons travel at a rate(
n(x, t )−nc
)/
τ.
The implication of this is that at a given position x and given time
t , the electrons are traveling at a constant rate 1/τ to try to establish
an equilibrated concentration between the highly doped source/drain
and the undoped channel. Then, because of carrier conservation and
current continuity, we can write
∂n(x, t )
∂t
=−∂J
∂x
− n(x, t )−nc
τ
, (6.24)
where nc is the carrier density inside the channel.4 In steady state, from4. nc is nothing but the car-
rier density given by (6.4)
at the point where the
charge spillover region ends.
(6.23) and (6.24), we have
∂2n(x)
∂x2
= n(x)−nc
λ2d
, (6.25)
where
λd =
p
D τ (6.26)
is called the diffusion length [80]. Using the boundary conditions,
n(0)= nj, (6.27a)
n(`)= nc, (6.27b)
we obtain the solution of (6.25) as
n(x)= nc+
(
nj−nc
)(
cosh
(
x
λd
)
− tanh
(
`
λd
)
sinh
(
x
λd
))
, (6.28)
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where x = 0 is at the junction and x = ` (`> λd) is a point deeper into
the channel. Since tanh(ξ)→ 1 for ξ> 2, (6.28) can be simplified as
n(x)≈ nc+
(
nj−nc
)
e−x/λd , (6.29)
where nc is determined using (6.4).5 5. Similar exponential form,
as in (6.29) has been used to
describe the carrier gradients
in solar cells [81], thin layer
semiconductor junctions
semiconductors [80], and
metal-semiconductor junc-
tions [82] but, to our knowl-
edge, this has not been done
for the nanoscale MOSFETs.
From the carrier density profiles shown in Fig. 6.3, it is clear that the
density at the junction is not exactly equal to the doping density ND.
There is a depletion region at the inside edge (in the source/drain exten-
sion) of the junction. Assuming that the length of this depletion region
is `ext, we can relate nj to ND as
nj =NDe−`ext/λd . (6.30)
Alternatively, nj can be related to ND using Boltzmann statistics
nj =NDe−∆φ/UT , (6.31)
where∆φ is the potential drop between the boundary of the source/drain
extension (where the density is exactly ND) and the channel junction.
We use (6.31) for plotting the results shown in Fig. 6.9. In addition, we
treat the diffusion length λd as a fitting parameter for our purposes,
while being aware that its value should not be more than the natural
length λ discussed earlier. The carrier density at the drain end is also
obtained using (6.29) but replacing x by L− x and evaluating nc near
the drain end. In fact, now we can write the complete model for the
carrier density that is valid from the source to the drain as
n(x)= (njS −ncS)e−x/λdS + nbβ
(
1− (1−β)2 x2
L2
)
+ (njD −ncD)e−(L−x)/λdD
(6.32)
which is plotted in Fig. 6.10 for 100 nm and 10 nm devices.
On comparison with MC simulations, we observe that at the source end,
∆φ and λd in (6.29) need to be changed with the applied gate voltage VG
but not with the applied drain voltage VD, affirming our initial notion
that this carrier density gradient is due to the diffusion at the junction
and is independent of the transport in the channel.
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Figure 6.9: Carrier density profiles at the source and drain ends of the 200 nm, 100 nm and 10 nm quasi-ballistic
devices. The model of Fig. 6.3 (solid line) is shown for comparison88
6.7. Conclusion
(a)
(b)
Figure 6.10: Carrier density profiles continuous from the source to the drain in 100 nm
and 20 nm quasi-ballistic devices
6.7 Conclusion
In this chapter we presented an analytical description of the channel
profile of the carrier density (6.4) and the center potential (6.19) in
nanoscale DG MOSFETs. The equations so developed can be scaled
between the quasi-ballistic and ballistic cases simply by varying the
value of a single parameter (β) between 0 and 1. Admittedly, the car-
rier density equation is semi-empirical in nature. However, it corre-
sponds well with the results of the Monte-Carlo simulations. We have
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been able to model the charge and potential profiles of the ballistic
and quasi-ballistic MOSFETs, which are evidently different from each
other, in a continuous yet compact manner, while retaining the device
physics, which was indeed our goal at the onset. We believe that the
conceptual separation of the channel charge into ballistic and diffusive
components, represented by (6.1), can be used as the starting point for
a complete I -V model for circuit simulation.
†A part of the work in this chapter (Section 6.1 to Section 6.5) appears
as a paper in IEEE TED [83].
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Lundstrom and Antoniadis argue that from a compact-modeling per-
spective, the development of fully physical models that are seamlessly
scalable between the long-channel and nanoscale FETs is an interesting
intellectual exercise, but not an essential one [84]. In the same spirit, the
main goal of this work was to be able to model the phenomena in the
deeply scaled, nanometer size MOS transistors, through simple analyti-
cal equations that lend themselves easily to an intuitive understanding
of the device behavior.
For an accurate description of the device, a model would need to ac-
count for the plethora of physical effects that occur in a nanoscale
MOSFET. In this thesis, we have focused our attention on two of the
effects: (1) velocity saturation, which is perceivable even in relatively
long channel devices and (2) ballistic transport that starts to appear in
silicon devices scaled below 30 nm.
It must be remarked that despite the availability of a large body of scien-
tific work, sometimes it is difficult to find direct answers to questions
that seem to challenge our understanding. One of our goals during this
work has been to ask questions, often fundamental questions, and then
try to find answers to those through thought experiments, simulations
and mathematical analyses. In the following sections we summarize the
major results, unfinished attempts and some possibilities of extending
this work.
7.1 Summary of results
7.1.1 Velocity saturation model valid fromweak to strong
inversion
We extended the EKV model equations to include the velocity satura-
tion effect in a continuous manner between weak inversion and strong
inversion. Using this analyses we showed that velocity saturation has a
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very small impact on drain current and no impact on the transconduc-
tance efficiency gms
/
id in weak inversion, whereas in strong inversion,
it strongly impacts both. The simple analytical equations thus devel-
oped were showed a very good agreement with measurement data of
short channel devices fabricated in 40 nm standard CMOS process of ST
Microelectronics, as well as with the simulations using the full BSIM6
model. The application of the equations developed for velocity satu-
ration was demonstrated through the design methodology that was
eventually applied to design simple analog building-block circuits.
7.1.2 Design methodology for low-power analog & RF circuits
We presented the inversion coefficient IC based design methodology,
intended to be used for initial design guidance, and highlighted its appli-
cation for the design of low-power analog and RF circuits. We analyzed a
figure-of-merit for RF design and demonstrated that this FoM has a peak
at a certain IC that can be treated as an optimum value for the MOSFET
design since it allows to maximize the gain of a MOSFET operating at a
given frequency, while minimizing its noise figure for a given current. It
was shown that this optimum IC lies in the moderate inversion region,
reinforcing the importance of this region for low-power design using
downscaled devices from the state-of-the-art processes.
7.1.3 Partial gate ballistic MOSFET to understand the role of the
gate
We proposed a geometry of the double-gate ballistic MOSFET in which
the gates overlap only a fraction of the channel near the source side.
Using such we were able to construct both 1D and 2D electrostatic
structures in the same device. Through Monte-Carlo simulations on
such devices, we were able to understand the effects of gate and drain
terminals on the channel electrostatics in isolation of each other.
The motivation behind this study was to understand the role that the
gate plays in influencing the electrostatics, the transport and eventually
the drain current in a ballistic MOSFET, an issue that the well established
virtual source model does not adequately address. By comparing and
contrasting the channel potential and charge profiles in 100 nm and
10 nm ballistic devices, we demonstrated that the gate-control only at
the virtual-source, and its apparent lack through the rest of the ballistic
channel, is not due to the ballistic nature of transport but only due to the
short channel length. We also demonstrated that the parabolic potential
profiles similar to those in vacuum tubes, and very often assumed in the
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case of ballistic devices, are also a consequence of the drain influence,
rather than that of ballistic transport. We also demonstrated that the
claim that the gradual channel approximation (GCA) is invalid in ballistic
MOSFET is not universally valid. The GCA loses its validity due to small
dimensions of the device but not as a consequence of ballistic transport.
7.1.4 Charge & potential model scalable between ballistic and
diusive regimes
To address the inadequacy of the existing models in scaling between
the ballistic and diffusive regimes, and especially in assuming parabolic
potential profiles, we developed an analytical model of the profile of the
channel charge and potential in quasi-ballistic double-gate MOSFETs.
The semi-empirical charge model is based on the premise of separating
the charge density in the quasi-ballistic channel into two hypothetical
components, one that is exclusively ballistic (collision-free), and the
other, a collision-dominated component. Using this charge model, we
derived an analytical expression for the channel potential, which, like
the charge model, is continuous between the diffusive and ballistic
regimes. Both the charge and potential equations were shown to have a
very good match with Monte-Carlo simulations on ballistic and quasi-
ballistic devices of various channel lengths and at different gate and
drain voltages.
The profile of the space charge spilled over from the highly doped source
and drain extensions into the undoped/lightly doped channel is gen-
erally neglected in MOSFET modeling. Realizing that the extant of the
space charge in the nanoscale devices is a significant fraction of the
channel length, and thus cannot be neglected, we developed an analyti-
cal expression to model the profile of the charge near the source and
drain ends, as well.
7.1.5 Macro-model approach for I -V model scalable between
ballistic and diusive regimes
We proposed a macro-model approach to model the MOSFET in a con-
tinuous manner between the purely ballistic and the drift-diffusion
regimes. This model – based on our hypothesis that just after entering
into the channel, electrons travel ballistically till they encounter the
first scattering event – consists of a ballistic device with channel length
equal to the mean free path connected at the source end of a diffusive
device. This macro-model can use the existing ballistic and diffusive
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(a) (b)
Figure 7.1: Comparison of potential and carrier density profiles in 10 nm double gate MOSFET obtained using Monte-
Carlo simulations with scattering on (diusive) and scattering o (ballistic)
device models while filling in the gap between the two. We showed that
the proposed model behaves well in the asymptotic cases.
7.2 Long channel ballistic devices
The wisdom of studying and modeling ballistic transport in long chan-
nel double gate MOSFETs, e.g. the 100 nm device studied in this work,
can very well be questioned, because such long channel devices can-
not ever be expected to be ballistic. We believe that such a study is
interesting for the following reasons:
7.2.1 To separate the eect of ballistic transport from
short-channel eects
Like in most of the existing literature, we started off by studying the
short channel devices. We were surprised by the results of the Monte-
Carlo simulations for the 10 nm device, shown in Fig. 7.1, in which we
observed very similar potential profiles irrespective of whether there is
scattering in the channel or not. Suspecting the short-channel effects to
be influencing the behavior, we ran the same simulations but increased
the channel length to 100 nm. Since ballistic transport is independent of
length while diffusive transport is scatter dominated and hence highly
dependent of the length, we expected the potential profile in the 100 nm
ballistic device to resemble that of the ballistic 10 nm one and that in
the diffusive cases to be quite different. To our surprise, the results,
shown in Fig. 7.2 we obtained were contrary to our expectations. The
explanation of such profiles in the long channel ballistic has been given
in Chapters 5 and 6.
Even though not completely absent, the analysis of long channel bal-
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saturation
(a) (b)
Figure 7.2: Comparison of potential and carrier density profiles in 100 nm double gate MOSFET obtained using
Monte-Carlo simulations with scattering on (diusive) and scattering o (ballistic)
listic MOSFETs is largely neglected in the literature1 where parabolic 1. Natori mentions briefly
about uniform charge and
potential profile in long bal-
listic MOSFETs [40], Svizhenko
et al. show a comparison
of potential profiles with
scattering on and o [54].
potential profiles are assumed as a norm. Through the qualitative dis-
cussion of the equation for the center potential (6.19) that we developed
in Chapter 6, we showed that in the short channel ballistic devices,
the potential profiles are rather strongly influenced by the source and
drain voltages. Therefore, in our opinion, Fig. 7.2(b) provides a truer
understanding of the nature of a ballistic channel since the picture is
not corrupted by short-channel effects. Based on this observation of
pretty uniform potential and carrier density profiles in ballistic devices,
there seems to be a resemblance with weak inversion in conventional
diffusive MOSFETs where the surface potential is uniform as well. This
conclusion remains unsubstantiated at the moment and merits further
work.
7.2.2 Newer materials and devices
There is no doubt that silicon devices with channels as long as 100 nm
cannot be expected to be ballistic at room temperatures. Yet, the con-
cepts, ideas and models developed in this work could still be applicable
for devices operating at low temperature, devices made with III-V ma-
terials [24, 85], graphene [86], carbon nanotubes etc., all of which are
expected to be ballistic even at relatively long dimensions.
7.3 Commonalities between conduction in weak inversion,
ballistic transport and velocity saturation
The conduction in a conventional long channel MOSFET operating at
sub-threshold (weak inversion) is dominated by diffusion, since the
gradient of the surface potential in weak inversion is zero [8]. Simi-
larly, the gradient of the center potential (hence surface potential) in
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a long channel ballistic MOSFET is also zero, as shown in Fig. 7.2 .
While describing the Lundstrom model for quasi-ballistic MOSFET in
Chapter 3, we already mentioned that the drain current in a ballistic
device saturates at VDS greater than a few UT, which is similar to what
happens in weak inversion for conventional MOSFETs. Based on these
observations we may question whether there is a fundamental relation
between ballistic mode of transport and weak inversion. Given that bal-
listic electrons have a very small transit time across the channel as well
as the fact that a high electron density in the channel would eventually
lead to a higher probability of scattering, it might not be unreasonable
to hypothesize that weak inversion is a necessary condition for ballistic
transport. The same hypothesis should hold for both long and short
channel ballistic devices, as we have shown in Chapter 6 that the chan-
nel potential in both long a short channel ballistic MOSFETs is governed
by the same equation, and that different potential profiles are due to the
difference in length and not due to the nature of transport. Nevertheless,
further work would need to be done to validate this hypothesis.
Parallels between velocity saturation and ballistic transport have al-
ready been drawn by Mugnaini et al. [59] by showing that modeling a
diffusive MOSFET as a chain of ballistic ones, automatically leads to the
characteristics similar to velocity saturation operation. The last ballistic
device in this chain (towards the drain end) is the one which serves as
an equivalent of the velocity saturation region in a diffusive device. This
is not entirely surprising as it has been shown by Lundstrom [45] that
the electron velocity saturates even in a ballistic MOSFET, albeit near
the source end as opposed to the drain end in conventional diffusive
ones. We may draw another parallel based on the carrier density profiles
for ballistic MOSFETs shown in Figs. 7.1 and 7.2. In these figures, we
observe that the carrier density profiles are uniform through the chan-
nel, which is also the case in a short channel diffusive MOSFET under
velocity saturation [8]. Again, it would be interesting to explore this
resemblance in further detail since this may lead to a simpler compact
model continuous between diffusive and ballistic regimes.
7.4 A diicult exercise
Electronic conduction in solids is a result of various physical phenom-
ena. The interaction of the carriers with the medium (semiconductor
crystal in our case), with impurities and irregularities in the material
and with each other, as well as carrier generation and recombination,
quantum mechanical effects make the understanding and analyses un-
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wieldy. Most of the large body of quantitative and qualitative analyses
relies on reasonable assumptions and approximations to simplify the re-
sults, at least enough to be of practical use. However, such assumptions
and approximations are stretched to their limits with the semiconductor
device technology diving deeper and deeper into the nanometer scales,
and thus need to be revisited in their context.
A flavor of the difficulty of the exercise of modeling nanoscale MOS
devices, which are neither fully ballistic nor fully diffusive, was pre-
sented in this thesis. In the quasi-ballistic context, the fundamental
assumptions like gradual channel approximation, relaxation time ap-
proximation, easily applicable to long channel diffusive devices, cannot
be directly applied. Similarly, any simplification brought by absence of
scattering is annulled due to the non-equilibrium nature of the trans-
port. Irrespective of the type of transport, the analyses of nanoscale
devices is rendered more difficult because of the electrostatics. The
Poisson equation must now be solved in 2D and it must be solved self-
consistently with the Boltzmann transport equation (which itself is
nonlinear integro-differential equation). Not surprisingly, this a diffi-
cult exercise [73] and solutions are sought through numerical methods,
conformal mapping, Green’s function, Monte-Carlo simulations etc.
[87].
In addition to analytical formulation presented in this thesis, we also
attempted a hybrid numerical solution which we outline here. For the
double-gate MOSFET, we start by assuming a parabolic potential profile
between the gates such that the 2D Poisson equation (6.12)
∂2ψ
(
x, y
)
∂x2
+ ∂
2ψ
(
x, y
)
∂y2
= q n(x, y)
εsi
simplifies to a second order 1D equation (6.17):2 2. See Chapter 6 for an expla-
nation of the symbols.
∂2ψc(x)
∂x2
+ V
′
G−ψc(x)
λ2
= q n(x)
εsi
. (7.1)
Since, in the presence of ballistic transport equilibrium statistics cannot
be applied, no functional form for n(x) can be defined a priori. As a
workaround, we decided to use the available Monte-Carlo simulation
data. Therefore, to discretize (7.1), our step size is now limited by the
number of data points available for n(x). We define the step as:
∆= L
N +1 , (7.2)
97
Conclusion: retrospective & perspective
where L is the length of the channel and N is the number of simulation
data points for n(x). Using the three point approximation of the second
derivative, we can write (7.1) in the finite difference form as
(
2+ ∆
2
λ2
)
ψc[i ]=ψc[i −1]+ψc[i +1]+∆2
(
V
′
G
λ2
− q n[i ]
εsi
)
, (7.3)
with the Drichilet boundary conditions
ψc[0]=VS (7.4a)
ψc[1]=VS. (7.4b)
The solution for ψc thus obtained was seen to diverge exponentially
from source to drain and did not correspond at all to that obtained
through Monte-Carlo simulations. We could not explore further the rea-
sons for this behavior and alternative methods, and more work remains
to be done here.
7.5 Perspectives
Following up on the research and the work done for this thesis, we
would like to address the following areas:
7.5.1 I -V model of quasi-ballistic devices: parallel & serial
approaches
In this thesis, conspicuous by its absence is the full I -V model that is
continuously scalable between the ballistic and diffusive regimes. Our
first attempt at such a model was presented in Chapter 4. This approach
involves modeling a quasi-ballistic device as a series connection of a
ballistic and a drift-diffusion device (shown again Fig. 7.3). The ballistic
device has a fixed channel length equal to the mean free pathλwhile the
drift-diffusion device is of variable length L. Depending on whether L is
smaller, of the same order, or larger than λ, the model characteristics
emulate those of ballistic, quasi-ballistic and drift-diffusion devices,
respectively.
s d
g
nB DD
λ L
Figure 7.3: Macro-model schematic of a MOSFETwith a ballistic section of fixed length
λ added at the source side of a conventional diusive section of variable length L
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Another model can be proposed based on the hypothetical separation of
the channel charge into ballistic and diffusive components as proposed
in Chapter 6 (6.2).3 Schematically, this is equivalent to splitting the 3. n(x)= nb+nd0
(
1− 2 x2
L2
)
MOSFET channel as a parallel combination of two channels: one that
carries only ballistic charge and one that carries the rest of the charge
(that scatters). This is shown in Fig. 7.4. By developing appropriate
s dg
B
DD
L
λ
Figure 7.4: Macro-model schematic of a MOSFETwith its channel visualized as a par-
allel combination of a ballistic section of fixed length λ and a conventional diusive
section of variable length L
velocity models for the ballistic and diffusive channels, we would be
able to write the drain current as
ID = q nbυb+q ndυd, (7.5)
where υb and υd are the average carrier velocities of the ballistic and
scattered carriers, respectively.
One of the advantages of the parallel model over the serial one is that
it does not introduce any additional intermediate node, which might
be a limitation for the dynamic behavior of the latter. Nonetheless, the
relative merits of the parallel and serial approaches would be worth
analyzing in detail.
7.5.2 I -V model of quasi-ballistic devices: moments of BTE
method
The drain current equation (7.5) leads to another idea: deriving the cur-
rent by taking the moments of the Boltzmann transport equation (BTE).
The BTE is basically a conservation equation which determines how the
distribution of carriers evolve under various internal and external forces,
currents and generation-recombination [88]. Consequently, the solu-
tion of the BTE is the distribution function of the carriers. The method of
moments involves multiplying the distribution function with successive
powers of the carrier momentum and integrating over the momentum
space [89]. The successive moments equations correspond to particle
conservation, energy conservation, momentum conservation etc.4 The
4. In fact, the dri-diusion
equations are nothing but
the first twomoments of the
BTE under relaxation time
approximation.
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moments equations constitute a system of infinite equations. Therefore,
for practical purposes, to truncate the system after at a finite number, a
closure condition is determined using reasonable approximations. This
was first proposed by Blotekjaer [37]. Hansch et al. [38] used the same
method for hot-electrons by starting with an Ansatz for the distribution
function such that the distribution function consists of a sum of two
functions: one symmetric term representing diffusive electrons and
the other, a term weighted in the direction of the electric field, repre-
senting the hot electrons. Chen [90] proposed a similar splitting of the
distribution function into ballistic and diffusive components to derive
ballistic-diffusive heat conduction equations. In a similar vein, we had
attempted to derive ballistic-diffusive equations for charge conduction.
Notwithstanding the involved mathematics, we faced a roadblock while
determining the appropriate closure condition.
It is interesting to note that the approach we proposed in Chapter 6
is very similar to the approaches of Hansch and Chen, although our
approach involves splitting the carrier density and not the distribution
function. The drain current equation (7.5) then corresponds to taking
the first moments. We believe that this approach merits further work
and may lead to an intuitive, simple, yet analytical I -V model.
7.5.3 The vacuumMOSFET
A new semiconductor MOSFET like device with a channel composed
of air (and not of a semiconductor) has been proposed recently [91].
The device brings the ballistic transport of the vacuum tubes to the
monolithic MOSFET like devices thus promising THz speeds and small
sizes. We believe that discussion on partial gate devices in Chapter 5 and
especially the analytical development of Section 5.2 would be applicable
to this device. Modeling this device could be an interesting work for the
future.
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The Monte-Carlo simulations used in this thesis have been furnished
by the Nanoelectronics Research Group of the University of Granada.1
1. The text and figure for
this appendix has been
contributed by Prof. Car-
los Sampedro of University of
Granada, Spain.Their Multi-Subband Ensemble Monte Carlo code (MSB-EMC) has been
successfully applied for the study of different nanodevices including
bulk [92], DGSOI [93] and FDSOI [94]. It is based on the space-mode
approach of quantum transport [95], which provides one of the most
detailed descriptions of carrier transport including in a natural way
the ballistic behavior of ultra-short devices. This approach treats the
transport as semiclassical and solves 1D Schrödinger equation for dif-
ferent slabs in the confinement direction. The electrostatics of the
system is obtained from the coupled solution of 2D Poisson and 1D
Schrödinger system. In this way, the evolution of the eigen-energies
and wavefunctions for the i-th valley and the ν-th subband is obtained
along the transport direction. To evaluate the transport properties, the
Boltzmann Transport equation (BTE) is solved by the Ensemble Monte
Carlo method (EMC) considering a non-parabolic conduction band
approximation in both confinement and transport directions [96]. Ac-
cording to the space-mode approach, the driving field undergone by a
simulated particle is calculated from subband’s gradient corresponding
to a different driving force for each the subbands. The subband pop-
ulation needed to obtain the electron density is then obtained from a
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re-sampling of the particles weighted by the corresponding distribu-
tion function
∣∣ξi,ν(x, y)∣∣2 using the cloud-in-cell method. Finally, the
electrostatic potential is updated by solving the 2D Poisson equation
using the previous n(x, y) as input. This approach is especially appro-
priate for the study of 1D confinement in nanoscale devices since the
computational impact of the inclusion of quantum effects is partially
overcome thanks to the efficient parallel implementation of the code
[97]. Concerning scattering models, the simulator includes acoustic
and intervalley phonons [96], surface roughness scattering [98] and
Coulomb interaction. All the scattering models include non parabolic
and ellipsoidal bands and a different scattering rate table is calculated
for each slice in order to catch the local particularities of the wavefunc-
tions.
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